From patchwork Wed Jan 8 12:54:55 2020 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Robert Marko X-Patchwork-Id: 190736 Return-Path: X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on aws-us-west-2-korg-lkml-1.web.codeaurora.org X-Spam-Level: X-Spam-Status: No, score=-9.8 required=3.0 tests=DKIM_SIGNED,DKIM_VALID, HEADER_FROM_DIFFERENT_DOMAINS, INCLUDES_PATCH, MAILING_LIST_MULTI, SIGNED_OFF_BY, SPF_HELO_NONE,SPF_PASS,USER_AGENT_GIT autolearn=unavailable autolearn_force=no version=3.4.0 Received: from mail.kernel.org (mail.kernel.org [198.145.29.99]) by smtp.lore.kernel.org (Postfix) with ESMTP id 21D27C282DD for ; Wed, 8 Jan 2020 12:55:59 +0000 (UTC) Received: from vger.kernel.org (vger.kernel.org [209.132.180.67]) by mail.kernel.org (Postfix) with ESMTP id DE9C120720 for ; Wed, 8 Jan 2020 12:55:58 +0000 (UTC) Authentication-Results: mail.kernel.org; dkim=pass (2048-bit key) header.d=sartura-hr.20150623.gappssmtp.com header.i=@sartura-hr.20150623.gappssmtp.com header.b="OJVfdC2z" Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1727262AbgAHMz6 (ORCPT ); Wed, 8 Jan 2020 07:55:58 -0500 Received: from mail-wm1-f66.google.com ([209.85.128.66]:51132 "EHLO mail-wm1-f66.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726708AbgAHMz6 (ORCPT ); Wed, 8 Jan 2020 07:55:58 -0500 Received: by mail-wm1-f66.google.com with SMTP id a5so2382681wmb.0 for ; Wed, 08 Jan 2020 04:55:56 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=sartura-hr.20150623.gappssmtp.com; s=20150623; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=bdtpbTs9T4GbtVdHi/XNrhbno1vREs2paRznkMKkr6Y=; b=OJVfdC2zxbnX5OXOhp8PI+J8q+MT0PB0Bz0xcJ7CnJIDiJAxDPthu/UpowbYL28Hug GZnkxFv5mGjCwaktlWCNN3KzWDA/oXyE8+ShwWSXexSk1fAIZZNG04fgfqkxzcEeW2VS ssF/fzYTrUX3xOqJ6vAkuzNyyDPe36UEruYH05uz4dOLZtg9lpnoQsDNE2rtAz5Mbvjy y/Lr2IivklAmWcfsthwApX6cgAiTnSJ31ArCZcYyjnxpQMdOfV99ROCrfLhl5GpsLdLx pH/gIMS5aRVH/lxDI2Y95w3txZu0/QQQ/XXhJ2j9sAXumkBlByPOWs7w1sgKsCO3rcr5 Ky3A== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=bdtpbTs9T4GbtVdHi/XNrhbno1vREs2paRznkMKkr6Y=; b=rq9ntiYTnzpFyVS/UlgIwPDBTFkDakBtQjWK5wSlT6S4n+tv3f8kk9ik4GSQjkb/K4 3vdG3wELqUeXjNvF6DsvyTLEzaOOuwBh1HX063tLNbl2dppNeAmIND2X7HVRGcAgRG0S APKOxTevaHDZzkgtKYT5khaKk3/80ne85cThTaTTEyGJ3UgE8liLH1BoTys4v1P1Hjf2 e72nYZwLnfMq1WgW1A+yU+21HGV1I7PLpV4r0Mnnm5xWwmRlr9DcqDKEpjTCDPD54YJs AyMGCBIjDM7GurJYB6V+xdPOgIqbjI/F67edktXpLv9t/mA9i1zTvGuzE9QvMDBybvI+ yqLQ== X-Gm-Message-State: APjAAAWvLRQEKPfVisOWjw84aRzoSiDvrYx9sjKR81JIBIZMnfYejpEj 0FJfg4bePJwTFiJrYCzbxffzuA== X-Google-Smtp-Source: APXvYqxuqRgRDpSyCXwMzN5jh6YP1cietWwlaiVE4CDUS7pATCAd4OqdAfXN/s/MZE8G0yEIhUOxLw== X-Received: by 2002:a1c:2dcd:: with SMTP id t196mr3644438wmt.22.1578488155588; Wed, 08 Jan 2020 04:55:55 -0800 (PST) Received: from localhost.localdomain (93-143-224-199.adsl.net.t-com.hr. [93.143.224.199]) by smtp.googlemail.com with ESMTPSA id k7sm3598475wmi.19.2020.01.08.04.55.54 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 08 Jan 2020 04:55:55 -0800 (PST) From: Robert Marko To: agross@kernel.org, robh+dt@kernel.org, mark.rutland@arm.com, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, Bjorn Andersson Cc: Christian Lamparter , Sven Eckelmann , Linus Walleij , Robert Marko , Luka Perkov Subject: [PATCH v2 1/2] ARM: dts: qcom: add gpio-ranges property Date: Wed, 8 Jan 2020 13:54:55 +0100 Message-Id: <20200108125455.308969-1-robert.marko@sartura.hr> X-Mailer: git-send-email 2.24.1 MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org From: Christian Lamparter This patch adds the gpio-ranges property to almost all of the Qualcomm ARM platforms that utilize the pinctrl-msm framework. The gpio-ranges property is part of the gpiolib subsystem. As a result, the binding text is available in section "2.1 gpio- and pin-controller interaction" of Documentation/devicetree/bindings/gpio/gpio.txt For more information please see the patch titled: "pinctrl: msm: fix gpio-hog related boot issues" from this series. Reported-by: Sven Eckelmann Tested-by: Sven Eckelmann [ipq4019] Reviewed-by: Bjorn Andersson Reviewed-by: Linus Walleij Signed-off-by: Christian Lamparter Tested-by: Robert Marko [ipq4019] Cc: Luka Perkov Signed-off-by: Robert Marko --- Changes since v1: - Split ARM and ARM64 DTS changes into separate patches arch/arm/boot/dts/qcom-apq8064.dtsi | 1 + arch/arm/boot/dts/qcom-apq8084.dtsi | 1 + arch/arm/boot/dts/qcom-ipq4019.dtsi | 1 + arch/arm/boot/dts/qcom-ipq8064.dtsi | 1 + arch/arm/boot/dts/qcom-mdm9615.dtsi | 1 + arch/arm/boot/dts/qcom-msm8660.dtsi | 1 + arch/arm/boot/dts/qcom-msm8960.dtsi | 1 + arch/arm/boot/dts/qcom-msm8974.dtsi | 1 + 8 files changed, 8 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 8b79b4112ee1..2687c4e890ba 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -350,6 +350,7 @@ reg = <0x800000 0x4000>; gpio-controller; + gpio-ranges = <&tlmm_pinmux 0 0 90>; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 0a0fb147ebb9..4cc2d33f3d3b 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -401,6 +401,7 @@ compatible = "qcom,apq8084-pinctrl"; reg = <0xfd510000 0x4000>; gpio-controller; + gpio-ranges = <&tlmm 0 0 147>; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; diff --git a/arch/arm/boot/dts/qcom-ipq4019.dtsi b/arch/arm/boot/dts/qcom-ipq4019.dtsi index 72d4e290b543..b6e5203a210b 100644 --- a/arch/arm/boot/dts/qcom-ipq4019.dtsi +++ b/arch/arm/boot/dts/qcom-ipq4019.dtsi @@ -201,6 +201,7 @@ compatible = "qcom,ipq4019-pinctrl"; reg = <0x01000000 0x300000>; gpio-controller; + gpio-ranges = <&tlmm 0 0 100>; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; diff --git a/arch/arm/boot/dts/qcom-ipq8064.dtsi b/arch/arm/boot/dts/qcom-ipq8064.dtsi index 16c0da97932c..4021f661cd11 100644 --- a/arch/arm/boot/dts/qcom-ipq8064.dtsi +++ b/arch/arm/boot/dts/qcom-ipq8064.dtsi @@ -119,6 +119,7 @@ reg = <0x800000 0x4000>; gpio-controller; + gpio-ranges = <&qcom_pinmux 0 0 69>; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>; diff --git a/arch/arm/boot/dts/qcom-mdm9615.dtsi b/arch/arm/boot/dts/qcom-mdm9615.dtsi index 356e9535f7a6..347b4f7d7889 100644 --- a/arch/arm/boot/dts/qcom-mdm9615.dtsi +++ b/arch/arm/boot/dts/qcom-mdm9615.dtsi @@ -128,6 +128,7 @@ msmgpio: pinctrl@800000 { compatible = "qcom,mdm9615-pinctrl"; gpio-controller; + gpio-ranges = <&msmgpio 0 0 88>; #gpio-cells = <2>; interrupts = ; interrupt-controller; diff --git a/arch/arm/boot/dts/qcom-msm8660.dtsi b/arch/arm/boot/dts/qcom-msm8660.dtsi index ec5cbc468bd3..480fc08cbe8e 100644 --- a/arch/arm/boot/dts/qcom-msm8660.dtsi +++ b/arch/arm/boot/dts/qcom-msm8660.dtsi @@ -115,6 +115,7 @@ reg = <0x800000 0x4000>; gpio-controller; + gpio-ranges = <&tlmm 0 0 173>; #gpio-cells = <2>; interrupts = <0 16 0x4>; interrupt-controller; diff --git a/arch/arm/boot/dts/qcom-msm8960.dtsi b/arch/arm/boot/dts/qcom-msm8960.dtsi index f2aeaccdc1ad..172ea3c70eac 100644 --- a/arch/arm/boot/dts/qcom-msm8960.dtsi +++ b/arch/arm/boot/dts/qcom-msm8960.dtsi @@ -107,6 +107,7 @@ msmgpio: pinctrl@800000 { compatible = "qcom,msm8960-pinctrl"; gpio-controller; + gpio-ranges = <&msmgpio 0 0 152>; #gpio-cells = <2>; interrupts = <0 16 0x4>; interrupt-controller; diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 369e58f64145..1689cf925b03 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -707,6 +707,7 @@ compatible = "qcom,msm8974-pinctrl"; reg = <0xfd510000 0x4000>; gpio-controller; + gpio-ranges = <&msmgpio 0 0 146>; #gpio-cells = <2>; interrupt-controller; #interrupt-cells = <2>;