From patchwork Tue Feb 19 06:04:05 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 158668 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp3296740jaa; Mon, 18 Feb 2019 22:04:02 -0800 (PST) X-Google-Smtp-Source: AHgI3IbWLzXXUBLAbfPfB8ihU14PoViAU12LTSaAsr6uT1kB+tFk9AyUMBob6dPf/vxQcMEhGgvs X-Received: by 2002:a17:902:9689:: with SMTP id n9mr29294621plp.8.1550556241940; Mon, 18 Feb 2019 22:04:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1550556241; cv=none; d=google.com; s=arc-20160816; b=a50D+Gej5MC38QJMA58BrlXYJJBr/2IHUa7Gp242S0vdkRylhOvM0qr5Lum9tMVtuM DwrshqqOprJoz1ncVBzBXiUiVaFD8yPiNdvPLGQ0qe2BNXNyJcVb+LR2HbVLFPyjDm9l JTJ7ld4+GTvlqAb4W9E5vY9D4E/fJu2YPEdm+E4gkG/OhZbBG3FZVIkgD/zsrtCdohJs pr81YZITHruhvkPRPVvEhx8QvYqBhaSh7BHSOFiIBjjswTjxCal5rGfhGs+1QAC+0U1A 5IGcqFzxyyYEoRh5id6ZEAiqOYWifMDp7I6GeuLtpuR9RfYRlHLfQeKjfI/6R3ciwRxE S55A== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=MjqQ5MrTPtrU3W9FXHLXJjcm6p+zqVXIeiNOEeU3DKk=; b=dhKvTMjlmL8KEGkignYsJgHh8msvtMgLXkD1j0v+eyfM3a3kQOe6bRcRIMG+7qsl8z F34cREhtJQ75+oyP2O48KdJxi1o3CsbGg4hwHivap/0N9nEfGHoxL2tNLXpgrIdaRXBo dGESAUBTS1tmbP3Hi9fhtRBTZ20qJ2AutkALiRYv490TRL4S9GWhCsZ+EhGnYW4wWhGj iofLAvEibQFEjeAR8C2Uh95dFOpQcssOJ0yA29lO9PLOoElWIrXv+hpKqNlrSSzykpEN EOuU0/ItDPuKY5fDh5mkJcYPlE/U7g07BaRyjxtMilR+iVaovk9mLCrkV2XDBAFYcMRO 6omQ== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=X0X699T4; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id c24si8338714pgw.46.2019.02.18.22.04.01; Mon, 18 Feb 2019 22:04:01 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=X0X699T4; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726751AbfBSGD7 (ORCPT + 15 others); Tue, 19 Feb 2019 01:03:59 -0500 Received: from mail-pg1-f196.google.com ([209.85.215.196]:43395 "EHLO mail-pg1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726714AbfBSGD6 (ORCPT ); Tue, 19 Feb 2019 01:03:58 -0500 Received: by mail-pg1-f196.google.com with SMTP id v28so9571106pgk.10 for ; Mon, 18 Feb 2019 22:03:58 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=MjqQ5MrTPtrU3W9FXHLXJjcm6p+zqVXIeiNOEeU3DKk=; b=X0X699T4gNEhNz3HKmJRhtW6+rU1mseGBxQL03WubcdtE02y8HpEcXTP4yHdbQMZMN 6xIAwYwibZjjpUC3LJnBPZHZhnjJt5EyWLWuJLExVs4OzAOOiO6gGY24yAwV1L/nNMf7 gS2Oqe5G23351mGjA/tUuFNnxntVVXSFZCYtXoHJzq8X/JkXrzThflMkNxz0FS5L5Jwd KVtiDH7w0fay0d0i1Pf1ATfAkLREFmELGUbmNnBf9FubBmXY2y9oXUGkIIxW2IgUC/3L Q6AqJeY6FSKW7gw+8RLR5Hxj+bzRsSkuKERGW80vlZZ1AoPVbuhO6Ydls6hvUcQbHbZW j8VQ== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=MjqQ5MrTPtrU3W9FXHLXJjcm6p+zqVXIeiNOEeU3DKk=; b=lX22nlr6wHeGdO3W4Ywa5+OIXYZEHbxmzbFeTHyRs4b2gktHfOuxwhYGgZGDuOK/3X RXBCJFcCxFfKN1eogshgPqVt1FBYVbLeRJnMl+PVO0qhZ4kEAPPallXIKJ7/I9IoUBXs ldxeyGbAJ3PJR1D7eccirqaDZoIHxMLkUjaGpdsONM4SLtDJ35VptCa5/4CelUnGvMbF YWMkPVEDxXCcTUHMM0XC8wm3u96ckoT5F0hj0OwU6gvbUDEP8ONbycykoMuNRuhW849K xvp8dvGi4LG1tXDxPgmJWE2u0lv+sAaRhBhaGI3KbxgZBM7mowB/VMnWJSZeogfWZBrS rurQ== X-Gm-Message-State: AHQUAuafEdVeJ+e+l5PZzFPY/BJWTiBiQzS7r2SdSNl3JefSW1cnc7Vb cm192ZPV2EU0l72e9aM3IDHAdg== X-Received: by 2002:a63:d709:: with SMTP id d9mr22034705pgg.157.1550556237979; Mon, 18 Feb 2019 22:03:57 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id 86sm31914838pfk.157.2019.02.18.22.03.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 18 Feb 2019 22:03:57 -0800 (PST) From: Bjorn Andersson To: Bjorn Helgaas , Rob Herring , Mark Rutland , Stanimir Varbanov , Lorenzo Pieralisi Cc: Andy Gross , David Brown , Kishon Vijay Abraham I , Michael Turquette , Stephen Boyd , linux-arm-msm@vger.kernel.org, linux-pci@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org Subject: [PATCH v2 5/7] dt-bindings: PCI: qcom: Add QCS404 to the binding Date: Mon, 18 Feb 2019 22:04:05 -0800 Message-Id: <20190219060407.15263-6-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190219060407.15263-1-bjorn.andersson@linaro.org> References: <20190219060407.15263-1-bjorn.andersson@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org The Qualcomm QCS404 platform contains a PCIe controller, add this to the Qualcomm PCI binding document. The controller is the same version as the one used in IPQ4019, but the PHY part is described separately, hence the difference in clocks and resets. Signed-off-by: Bjorn Andersson --- .../devicetree/bindings/pci/qcom,pcie.txt | 25 +++++++++++++++++-- 1 file changed, 23 insertions(+), 2 deletions(-) -- 2.18.0 Reviewed-by: Rob Herring diff --git a/Documentation/devicetree/bindings/pci/qcom,pcie.txt b/Documentation/devicetree/bindings/pci/qcom,pcie.txt index 1fd703bd73e0..ada80b01bf0c 100644 --- a/Documentation/devicetree/bindings/pci/qcom,pcie.txt +++ b/Documentation/devicetree/bindings/pci/qcom,pcie.txt @@ -10,6 +10,7 @@ - "qcom,pcie-msm8996" for msm8996 or apq8096 - "qcom,pcie-ipq4019" for ipq4019 - "qcom,pcie-ipq8074" for ipq8074 + - "qcom,pcie-qcs404" for qcs404 - reg: Usage: required @@ -116,6 +117,15 @@ - "ahb" AHB clock - "aux" Auxiliary clock +- clock-names: + Usage: required for qcs404 + Value type: + Definition: Should contain the following entries + - "iface" AHB clock + - "aux" Auxiliary clock + - "master_bus" AXI Master clock + - "slave_bus" AXI Slave clock + - resets: Usage: required Value type: @@ -167,6 +177,17 @@ - "ahb" AHB Reset - "axi_m_sticky" AXI Master Sticky reset +- reset-names: + Usage: required for qcs404 + Value type: + Definition: Should contain the following entries + - "axi_m" AXI Master reset + - "axi_s" AXI Slave reset + - "axi_m_sticky" AXI Master Sticky reset + - "pipe_sticky" PIPE sticky reset + - "pwr" PWR reset + - "ahb" AHB reset + - power-domains: Usage: required for apq8084 and msm8996/apq8096 Value type: @@ -195,12 +216,12 @@ Definition: A phandle to the PCIe endpoint power supply - phys: - Usage: required for apq8084 + Usage: required for apq8084 and qcs404 Value type: Definition: List of phandle(s) as listed in phy-names property - phy-names: - Usage: required for apq8084 + Usage: required for apq8084 and qcs404 Value type: Definition: Should contain "pciephy"