From patchwork Tue Jan 29 23:20:03 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 157021 Delivered-To: patch@linaro.org Received: by 2002:a02:48:0:0:0:0:0 with SMTP id 69csp5254233jaa; Tue, 29 Jan 2019 15:21:17 -0800 (PST) X-Google-Smtp-Source: ALg8bN5oINXgLwHFoxDiJwKAMfLTyCPviNoxRlORH1ULxJepoVf2AfVOidnaslmvD1Hz5hx/FXQ3 X-Received: by 2002:a65:6242:: with SMTP id q2mr25655483pgv.245.1548804077670; Tue, 29 Jan 2019 15:21:17 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1548804077; cv=none; d=google.com; s=arc-20160816; b=PQ42SflPjqZDox4Ik+aT39CAly+W5uEskIuh6uQm/EAgcrplWH3eXqG4Wd6QF4eKBz dkqimjfsSOZfKx31klvb/tcNrQaY35Ae3VjqsAuOx8F87Qgf/RqB3wBXHsjK0CdrC6Ps poGA9rl9YOjaSmKtyyEQ9KewNeIHUCF37sn+e8+hZzgjOf5kZwPn8bOoJq1kApJsbwvB zWNmUurrb5wVXg74VYRTtEJqs0Ao5OTk4TBnOhQ+EAhuvx0WQphsGhvemqVBtJbZq8wW EN82Q657UYTiFA7el+I5FausLkU2qmOO5qG2HITwfGmE65/uY2UwneAUbkmN3+SlX8Yu +m8Q== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:references:in-reply-to:message-id:date :subject:cc:to:from:dkim-signature; bh=Ap/law2BDpJznVOQHUO8cmODdTJLWt4nh6MUrZcVJRQ=; b=lFp3WeZa9odzQOizp2jTxBNXlyvCc6wLRTQeCwH+Cfd8XhS98IOM59Q7IcI11v68tL cKedeB60Y4Jqag1nwlyZdSK1zLqYtHqFwkOJ9R1vaSX+iLPSMfe96WHQ1m24eFsjsV90 D1jXcSfwgYu8VCdflheYX8Xo8kdOlw/19miQejIvx5dsAmXCF3S3feUdC1vX6FTZQT95 th2Yc0+5rsDf4JLoocn1h/ZXMxk57jU3vJjo3DFJztb4UhCUkVQqPxwQA8HZ/g3SXors E41oxQWclTVtGKrGmYX98ZJz4fqZqty3JnNUMw/DxcPwWJ8WD2AK67woSukoQuoo2GKi 3r3g== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Z4RHOGL6; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b6si3339236pgm.216.2019.01.29.15.21.17; Tue, 29 Jan 2019 15:21:17 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Z4RHOGL6; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1729846AbfA2XVQ (ORCPT + 15 others); Tue, 29 Jan 2019 18:21:16 -0500 Received: from mail-pg1-f196.google.com ([209.85.215.196]:39841 "EHLO mail-pg1-f196.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1729862AbfA2XUf (ORCPT ); Tue, 29 Jan 2019 18:20:35 -0500 Received: by mail-pg1-f196.google.com with SMTP id w6so9443851pgl.6 for ; Tue, 29 Jan 2019 15:20:34 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=Ap/law2BDpJznVOQHUO8cmODdTJLWt4nh6MUrZcVJRQ=; b=Z4RHOGL6I8mu/s0j2ZRPdvRYI89VUM3yfZJV1cOubdW2FX+OO6PEZ0srd8UEN0bCEH jGZb4mVukSnUMlAHDk+F9MbRZ3V650pOgfLIL3MmzU3ko9pVQC7WkvjKHVGy2YFDMU+/ rD4hY3/MBhjQDKliF7wqVJZM2bbZvvBEAsuZY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=Ap/law2BDpJznVOQHUO8cmODdTJLWt4nh6MUrZcVJRQ=; b=Xyk5sKZjXdNG4VxH3TqAU6Fb7xs8kgFoYc7R+lMvdsRZcG2l2AahEUuMG1AzDIYBV+ c7BFYTmBDTa9a4lK7/A3r2c5F7wdOf0GfKiVzwtbUOwkQyKhNt/9Oob60GVxUWLeX09Q WzFFxxFre+DqWLukwZZm8uJx0SvkwT9gYvng0Na6xhlF9qIMWLSRITYjrd4Q+DWxGFui eLVYfiRA7zB/ekd3Gf8C+hh/bCHTljU6qbemAVZwRpNNlsPQSLnhtTzvg4wT9bJc53nw 5ihmNt2pn7S1WjSsJ5z8XRFWM1+dQlphq1Wl0o9k6dQb8cv5o3lYJU5qkiq3qi7tj5EB 3VIw== X-Gm-Message-State: AJcUukeEwaX88d5MdT4LRv06i+7dChpWHDDFlSwWlWd+MzFb4UFC2gWO kvu1A/OiOz41vhE/xevn4Cj78Q== X-Received: by 2002:a63:6486:: with SMTP id y128mr25425774pgb.18.1548804033994; Tue, 29 Jan 2019 15:20:33 -0800 (PST) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id v70sm51182779pfa.152.2019.01.29.15.20.32 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 29 Jan 2019 15:20:33 -0800 (PST) From: Bjorn Andersson To: Andy Gross , David Brown Cc: Rob Herring , Mark Rutland , Ohad Ben-Cohen , Arun Kumar Neelakantam , Sibi Sankar , linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-remoteproc@vger.kernel.org Subject: [PATCH v4 04/10] dt-bindings: soc: qcom: Add AOSS QMP binding Date: Tue, 29 Jan 2019 15:20:03 -0800 Message-Id: <20190129232009.5033-5-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 In-Reply-To: <20190129232009.5033-1-bjorn.andersson@linaro.org> References: <20190129232009.5033-1-bjorn.andersson@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add binding for the QMP based side-channel communication mechanism to the AOSS, which is used to control resources not exposed through the RPMh interface. Reviewed-by: Rob Herring Reviewed-by: Stephen Boyd Signed-off-by: Bjorn Andersson --- Changes since v3: - Spelled out QMP .../bindings/soc/qcom/qcom,aoss-qmp.txt | 76 +++++++++++++++++++ include/dt-bindings/power/qcom-aoss-qmp.h | 15 ++++ 2 files changed, 91 insertions(+) create mode 100644 Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt create mode 100644 include/dt-bindings/power/qcom-aoss-qmp.h -- 2.18.0 diff --git a/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt new file mode 100644 index 000000000000..9ce6c42192ad --- /dev/null +++ b/Documentation/devicetree/bindings/soc/qcom/qcom,aoss-qmp.txt @@ -0,0 +1,76 @@ +Qualcomm Always-On Subsystem side channel binding + +This binding describes the hardware component responsible for side channel +requests to the always-on subsystem (AOSS), used for certain power management +requests that is not handled by the standard RPMh interface. Each client in the +SoC has it's own block of message RAM and IRQ for communication with the AOSS. +The protocol used to communicate in the message RAM is known as Qualcomm +Messagin Protocol (QMP) + +The AOSS side channel exposes control over a set of resources, used to control +a set of debug related clocks and to affect the low power state of resources +related to the secondary subsystems. These resources are exposed as a set of +power-domains. + +- compatible: + Usage: required + Value type: + Definition: must be "qcom,sdm845-aoss-qmp" + +- reg: + Usage: required + Value type: + Definition: the base address and size of the message RAM for this + client's communication with the AOSS + +- interrupts: + Usage: required + Value type: + Definition: should specify the AOSS message IRQ for this client + +- mboxes: + Usage: required + Value type: + Definition: reference to the mailbox representing the outgoing doorbell + in APCS for this client, as described in mailbox/mailbox.txt + +- #power-domain-cells: + Usage: optional + Value type: + Definition: must be 1 + The provided power-domains are: + QDSS clock-domain (0), CDSP state (1), LPASS state (2), + modem state (3), SLPI state (4), SPSS state (5) and Venus + state (6). + += SUBNODES +The AOSS side channel also provides the controls for three cooling devices, +these are expressed as subnodes of the QMP node. The name of the node is used +to identify the resource and must therefor be "cx", "mx" or "ebi". + +- #cooling-cells: + Usage: optional + Value type: + Definition: must be 2 + += EXAMPLE + +The following example represents the AOSS side-channel message RAM and the +mechanism exposing the power-domains, as found in SDM845. + + aoss_qmp: qmp@c300000 { + compatible = "qcom,sdm845-aoss-qmp"; + reg = <0x0c300000 0x100000>; + interrupts = ; + mboxes = <&apss_shared 0>; + + #power-domain-cells = <1>; + + cx_cdev: cx { + #cooling-cells = <2>; + }; + + mx_cdev: mx { + #cooling-cells = <2>; + }; + }; diff --git a/include/dt-bindings/power/qcom-aoss-qmp.h b/include/dt-bindings/power/qcom-aoss-qmp.h new file mode 100644 index 000000000000..7d8ac1a4f90c --- /dev/null +++ b/include/dt-bindings/power/qcom-aoss-qmp.h @@ -0,0 +1,15 @@ +/* SPDX-License-Identifier: GPL-2.0 */ +/* Copyright (c) 2018, Linaro Ltd. */ + +#ifndef __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H +#define __DT_BINDINGS_POWER_QCOM_AOSS_QMP_H + +#define AOSS_QMP_QDSS_CLK 0 +#define AOSS_QMP_LS_CDSP 1 +#define AOSS_QMP_LS_LPASS 2 +#define AOSS_QMP_LS_MODEM 3 +#define AOSS_QMP_LS_SLPI 4 +#define AOSS_QMP_LS_SPSS 5 +#define AOSS_QMP_LS_VENUS 6 + +#endif