From patchwork Thu Jan 10 14:50:54 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 155183 Delivered-To: patch@linaro.org Received: by 2002:ac9:7558:0:0:0:0:0 with SMTP id r24csp1987397oct; Thu, 10 Jan 2019 06:51:01 -0800 (PST) X-Google-Smtp-Source: ALg8bN4tgORQ+RoPi88dXAnHJT36VOyK84RexKNGao76tkFfOPUwSHmJyOILDcW28q6jlGyXHhqI X-Received: by 2002:a17:902:690c:: with SMTP id j12mr10539876plk.206.1547131861215; Thu, 10 Jan 2019 06:51:01 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1547131861; cv=none; d=google.com; s=arc-20160816; b=U5IhJduYphUDfoMezMhJjmKpvP17ykzZHyZPZQiDrbRF2+yJhUfVjF6yiZyxYcZOEx imY8uN2lTYmIF6N0Du96haac6G6MJUmemQ1Gu3hENrfE/5w7yUj23540u2v68ZN7ofGv uXW1hXeGBSns6/FjRohwFzUa+9WCXLViAlgiCsw+KdgnEnyz3aLpvdcr1k3UNdFoV0gE yVx1KhQlVNF72eZnVXUMnr4BYOJwa4UibyuM5707Lk8wcOv5GdOvYkVU1SX60mbgON61 l8POP1x4bLXW64MZeds9Nltp/YPNB6ImsqS6ep0QuRAcT2dQ/37+lqDgG+1DcyPDdAbI bYaA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=CcNwEXfi6ZlUWBcW2Bye6DgIumypfVjE/iqyPungPEM=; b=Cfw/oP52c9FaJ9YlghCEgzZo2W6DhVExIjSyHqc7AUzGOqEf8ZU1QyAa3dUYePfahy f8gep3eFBSN2Als6geAdAvzUCoPaG7kfwOe198ua9sPIYjvNd88EzJ8Lonmfn5oop4z/ ds6avW8rmYXy8d0oJHtlLTjBHtMGB9YQdnGE6VQ8bU6aJ2BDN7YetwkR4OqIQJfq+cWD txnLz8QwXb+TS33Vr4tHsN+0uwshEynADJF+NQy6UpxBDoNekWbHvaGIwP72GcwpD8bS NpQKLzM1hDGkD98g1lXddShGfF4/Vj9W7YsKAA9nCdxgqnmOJ9cS2T+n64LzQEkSLO3u JA1Q== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="e1p3/EeO"; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id g8si22394389pgo.166.2019.01.10.06.51.00; Thu, 10 Jan 2019 06:51:01 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b="e1p3/EeO"; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1728137AbfAJOvA (ORCPT + 15 others); Thu, 10 Jan 2019 09:51:00 -0500 Received: from mail-lj1-f195.google.com ([209.85.208.195]:39189 "EHLO mail-lj1-f195.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1728130AbfAJOvA (ORCPT ); Thu, 10 Jan 2019 09:51:00 -0500 Received: by mail-lj1-f195.google.com with SMTP id t9-v6so9956333ljh.6 for ; Thu, 10 Jan 2019 06:50:59 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=CcNwEXfi6ZlUWBcW2Bye6DgIumypfVjE/iqyPungPEM=; b=e1p3/EeOMacVEz/eSnrPj5h5JE79nhsL407Ef84/I6mEd+wTf1mkTcMBa3yTouepSx RaEugdd9HkihedamHuEYSU8z/D8TV1CSNMAsPFmT5+uIES7uInOZ0nwxzU0W50sf0EX1 VdiNbSMeH3ENC3jCJD1Ym5mybuIi+qizwMyAo= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=CcNwEXfi6ZlUWBcW2Bye6DgIumypfVjE/iqyPungPEM=; b=MBo4kc2X7gHFSiba2fL3xohynnH5eXhIImXryJG0xrO/I1DjVAAtpRBkV0Za5DtPjy Yx5cxp0OOzrgEFT9TWIG7T2JEpIW+q7KBCynbLua6WC7oZuQv0uhQBjePpOHiWX/FiUE nC1uY3i5H6Hp2VSaCaaSCtreiKQV/1dKyn+iFun1kMbMBMLZBsbdrLeo33VIqDLY4QTS 6uwVnbVs39G7RE/ZeVedJj+SCzvzuKMrnDu7nLUuLRuqmEguuzrxfipFz3QeP76EEUPO BDAJ1AzeyuqX75jMza7EUCbn8/hvkPYjMeWFMv74kTI5CKDflSaAKobODc+mGNccGCnp 167A== X-Gm-Message-State: AJcUukdYtI7uEo5+5YmwG62nBAXBh97y/1WPpil5sC4nMw6C78bvEyH8 JuXbolgoDWqMVuUgkzoi4z5zKopb/jE= X-Received: by 2002:a2e:9556:: with SMTP id t22-v6mr6727732ljh.36.1547131858075; Thu, 10 Jan 2019 06:50:58 -0800 (PST) Received: from genomnajs.ideon.se ([85.235.10.227]) by smtp.gmail.com with ESMTPSA id 12-v6sm15226157ljf.96.2019.01.10.06.50.56 (version=TLS1_2 cipher=ECDHE-RSA-CHACHA20-POLY1305 bits=256/256); Thu, 10 Jan 2019 06:50:56 -0800 (PST) From: Linus Walleij To: linux-arm-msm@vger.kernel.org, Andy Gross , David Brown Cc: linux-arm-kernel@lists.infradead.org, Linus Walleij Subject: [PATCH 2/2 RESEND] ARM: dts: msm8660: Fix up GIC IRQ flags Date: Thu, 10 Jan 2019 15:50:54 +0100 Message-Id: <20190110145054.11952-1-linus.walleij@linaro.org> X-Mailer: git-send-email 2.19.2 MIME-Version: 1.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org All the GSBI blocks are marking their GIC IRQ lines as "IRQ_TYPE_NONE" but there is no such thing: all GIC IRQ lines have a trigger type. That yields the following warning from the GIC driver: WARNING: CPU: 0 PID: 1 at ../drivers/irqchip/irq-gic.c:1016 gic_irq_domain_translate+0xdc/0xe4 (...) Mark all of these IRQ_TYPE_LEVEL_HIGH as is common so this warning goes away. Signed-off-by: Linus Walleij --- arch/arm/boot/dts/qcom-msm8660.dtsi | 14 +++++++------- 1 file changed, 7 insertions(+), 7 deletions(-) -- 2.19.2 diff --git a/arch/arm/boot/dts/qcom-msm8660.dtsi b/arch/arm/boot/dts/qcom-msm8660.dtsi index 9b1cf00d8ca3..e5da87036dbb 100644 --- a/arch/arm/boot/dts/qcom-msm8660.dtsi +++ b/arch/arm/boot/dts/qcom-msm8660.dtsi @@ -141,7 +141,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x16540000 0x1000>, <0x16500000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI6_UART_CLK>, <&gcc GSBI6_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -150,7 +150,7 @@ gsbi6_i2c: i2c@16580000 { compatible = "qcom,i2c-qup-v1.1.1"; reg = <0x16580000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI6_QUP_CLK>, <&gcc GSBI6_H_CLK>; clock-names = "core", "iface"; #address-cells = <1>; @@ -176,7 +176,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x16640000 0x1000>, <0x16600000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI7_UART_CLK>, <&gcc GSBI7_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -185,7 +185,7 @@ gsbi7_i2c: i2c@16680000 { compatible = "qcom,i2c-qup-v1.1.1"; reg = <0x16680000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI7_QUP_CLK>, <&gcc GSBI7_H_CLK>; clock-names = "core", "iface"; #address-cells = <1>; @@ -209,7 +209,7 @@ gsbi8_i2c: i2c@19880000 { compatible = "qcom,i2c-qup-v1.1.1"; reg = <0x19880000 0x1000>; - interrupts = ; + interrupts = ; clocks = <&gcc GSBI8_QUP_CLK>, <&gcc GSBI8_H_CLK>; clock-names = "core", "iface"; #address-cells = <1>; @@ -234,7 +234,7 @@ compatible = "qcom,msm-uartdm-v1.3", "qcom,msm-uartdm"; reg = <0x19c40000 0x1000>, <0x19c00000 0x1000>; - interrupts = <0 195 IRQ_TYPE_NONE>; + interrupts = <0 195 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI12_UART_CLK>, <&gcc GSBI12_H_CLK>; clock-names = "core", "iface"; status = "disabled"; @@ -243,7 +243,7 @@ gsbi12_i2c: i2c@19c80000 { compatible = "qcom,i2c-qup-v1.1.1"; reg = <0x19c80000 0x1000>; - interrupts = <0 196 IRQ_TYPE_NONE>; + interrupts = <0 196 IRQ_TYPE_LEVEL_HIGH>; clocks = <&gcc GSBI12_QUP_CLK>, <&gcc GSBI12_H_CLK>; clock-names = "core", "iface"; #address-cells = <1>;