From patchwork Fri Nov 2 21:53:03 2018 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Bjorn Andersson X-Patchwork-Id: 150085 Delivered-To: patch@linaro.org Received: by 2002:a2e:299d:0:0:0:0:0 with SMTP id p29-v6csp2571922ljp; Fri, 2 Nov 2018 14:49:32 -0700 (PDT) X-Google-Smtp-Source: AJdET5cDiARgwIrv69DveHc4BeFF9dGYIeorOMVA+qLAbPe/S6OaO8rWvL3tqo0eUSDuHr2NKF8i X-Received: by 2002:a63:cb4a:: with SMTP id m10mr11904958pgi.105.1541195372367; Fri, 02 Nov 2018 14:49:32 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1541195372; cv=none; d=google.com; s=arc-20160816; b=yO2uHzS+dGFKQ3Cm6ycMbm/SgOIc6p6s1+LPkXScRLNLenwx9h9ipeuURfpieXi+C7 h8ajD3p+5pXnKOPhGKAS7PIg6lN1Lb6zoA74cHmEzKB43sdFEACP6ZUInQhkx4gg+Can bQ1hI2VxkB6FxSWYP+2bc3R8eXI/+9+c5vzaCVuJMRc7BCKn4u48t5AQK+/8mTvNgtqe x4nkkqGstOXvs1JAb2pziJ4/3o867lFVQ8BxO+yCdczV3QRT+A7twZtk58gN5JIcOE/P XE5OAz013RUUw2gFNT/GqjmuFhJ+UCS3owNmmd5txC43qBBM20vx7WyM4Ff6Tf/AqvCe PUHw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:sender:message-id:date:subject:cc:to:from :dkim-signature; bh=2FQHA8o1Fme+2rAuzvvgxRDeSLNcHISNPr1eN2MNIdQ=; b=BSekzxKm/v2xJtz+lmkz9Gg4aVly45i8UzciiB9XmvNmGkcWudgkPZ842W2SJ+2+9Y gsHJag9ySX0N7tRJZce/JEd5SJ+KhxL0F46FuYK8yOjO4nabCODzbghWJqIu7nkHLru8 M8Ompvqi0ZyW6+Si3wlKRtXS+KOq1mDPCveYYZpLTNTxlm3Nlng4m0fErzrTlyL6Q4Dz 1L5CpRbls2ofHBqGkk1PZgnYO3SfYxUed9TuwEpohScMNPCuDkK8zyiGhCzi8IdjaOQJ QBcYA6P8/PSghjB/nAWszf9SPrv2syDHUxROHSzQHG2/jgRO0anF4Tne4ySd6q52b3BB PHyA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=XQRmR1H8; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8-v6si611139plz.213.2018.11.02.14.49.32; Fri, 02 Nov 2018 14:49:32 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=XQRmR1H8; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1726877AbeKCG6V (ORCPT + 14 others); Sat, 3 Nov 2018 02:58:21 -0400 Received: from mail-pf1-f193.google.com ([209.85.210.193]:38346 "EHLO mail-pf1-f193.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1726791AbeKCG6V (ORCPT ); Sat, 3 Nov 2018 02:58:21 -0400 Received: by mail-pf1-f193.google.com with SMTP id b11-v6so1601803pfi.5 for ; Fri, 02 Nov 2018 14:49:30 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=2FQHA8o1Fme+2rAuzvvgxRDeSLNcHISNPr1eN2MNIdQ=; b=XQRmR1H8fRSBLrHsY6ZNT4hXR895eg1B6ziymlSAxkdsh33bCROJXFc/vLat/EIo54 lrFAtIfC26ITX15NZr6gBxqZdeOeb1WTz30D4PlFiB/mxipnGTfrYAsh/uu5rFiyVkAc pMG3FbUiCauPfaTKeVvC7XjkFQnNzz2rcLhSc= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=2FQHA8o1Fme+2rAuzvvgxRDeSLNcHISNPr1eN2MNIdQ=; b=DQmGaFUI4PFLxIpgmaxFxsoRUq6TNml6802oLf2hPIzxry7IehP1ueQGXnLW19GpZs HyHdz1x0qFkJaPfedPxbpHPhm8F+eGVnEy4Ss0D/ZCNYp4TlaHGalVncxKtTs83LSyms OkLg2Eb9uyKsBuy96gBR5MoZRYoRMW/2zmWBjDE7XeMDU/81KHPT98oYLdu4rGrqJShZ EVpkg04ro/Jqhkvh9wcVjryZXd/Q3e+jyIkCplLC4N/GPwwXfFmNDerjTuCOkzyoKSUL MGhfZdXkqqOq9Lt0Uc+jlUIRUjMtfFuMdsF0zIN6MlESyoOFEwRV41QhN/VY9JqJlbCb 7IgQ== X-Gm-Message-State: AGRZ1gJcda+PT4kLdNhJc/H79MW9iUXlAm+7eA54IAhlAF83Y1Zq3c1T QOlyBf37zI1TBJxobmjd0YADig== X-Received: by 2002:a63:b30f:: with SMTP id i15mr5158626pgf.240.1541195370194; Fri, 02 Nov 2018 14:49:30 -0700 (PDT) Received: from localhost.localdomain (104-188-17-28.lightspeed.sndgca.sbcglobal.net. [104.188.17.28]) by smtp.gmail.com with ESMTPSA id i189-v6sm20009064pfg.156.2018.11.02.14.49.28 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 02 Nov 2018 14:49:29 -0700 (PDT) From: Bjorn Andersson To: Andy Gross Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, linux-arm-msm@vger.kernel.org Subject: [PATCH] arm64: defconfig: Enable core Qualcomm SDM845 options Date: Fri, 2 Nov 2018 14:53:03 -0700 Message-Id: <20181102215303.18405-1-bjorn.andersson@linaro.org> X-Mailer: git-send-email 2.18.0 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Enable a few core config options to be able to boot SDM845 MTP. The GCC, PINCTRL and GENI options are required to be able to boot to a console. Several clocks from GCC are parented by the "bi_tcxo" clock from the RPMH clock driver, so enable this to save others the time to debug the missing parent clocks later. RPMH depends on the COMMAND_DB. While we're enabling the others let's do RPMH regulators as well, as everything beyond this point depends on that. Signed-off-by: Bjorn Andersson --- arch/arm64/configs/defconfig | 9 +++++++++ 1 file changed, 9 insertions(+) -- 2.18.0 diff --git a/arch/arm64/configs/defconfig b/arch/arm64/configs/defconfig index 3cb995606e60..4d9425a2e0d1 100644 --- a/arch/arm64/configs/defconfig +++ b/arch/arm64/configs/defconfig @@ -303,6 +303,8 @@ CONFIG_SERIAL_TEGRA=y CONFIG_SERIAL_SH_SCI=y CONFIG_SERIAL_MSM=y CONFIG_SERIAL_MSM_CONSOLE=y +CONFIG_SERIAL_QCOM_GENI=y +CONFIG_SERIAL_QCOM_GENI_CONSOLE=y CONFIG_SERIAL_XILINX_PS_UART=y CONFIG_SERIAL_XILINX_PS_UART_CONSOLE=y CONFIG_SERIAL_MVEBU_UART=y @@ -347,6 +349,7 @@ CONFIG_PINCTRL_MSM8994=y CONFIG_PINCTRL_MSM8996=y CONFIG_PINCTRL_QDF2XXX=y CONFIG_PINCTRL_QCOM_SPMI_PMIC=y +CONFIG_PINCTRL_SDM845=y CONFIG_PINCTRL_MT7622=y CONFIG_GPIO_DWAPB=y CONFIG_GPIO_MB86S7X=y @@ -411,6 +414,7 @@ CONFIG_REGULATOR_HI6421V530=y CONFIG_REGULATOR_HI655X=y CONFIG_REGULATOR_MAX77620=y CONFIG_REGULATOR_PWM=y +CONFIG_REGULATOR_QCOM_RPMH=y CONFIG_REGULATOR_QCOM_SMD_RPM=y CONFIG_REGULATOR_QCOM_SPMI=y CONFIG_REGULATOR_RK808=y @@ -593,10 +597,12 @@ CONFIG_COMMON_CLK_PWM=y CONFIG_TI_SCI_CLK=y CONFIG_COMMON_CLK_QCOM=y CONFIG_QCOM_CLK_SMD_RPM=y +CONFIG_QCOM_CLK_RPMH=y CONFIG_IPQ_GCC_8074=y CONFIG_MSM_GCC_8916=y CONFIG_MSM_GCC_8994=y CONFIG_MSM_MMCC_8996=y +CONFIG_SDM_GCC_845=y CONFIG_HWSPINLOCK=y CONFIG_HWSPINLOCK_QCOM=y CONFIG_ARM_MHU=y @@ -612,6 +618,9 @@ CONFIG_QCOM_IOMMU=y CONFIG_RPMSG_QCOM_GLINK_RPM=y CONFIG_RPMSG_QCOM_SMD=y CONFIG_RASPBERRYPI_POWER=y +CONFIG_QCOM_COMMAND_DB=y +CONFIG_QCOM_GENI_SE=y +CONFIG_QCOM_RPMH=y CONFIG_QCOM_SMEM=y CONFIG_QCOM_SMD_RPM=y CONFIG_QCOM_SMP2P=y