From patchwork Fri Mar 5 19:16:45 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Loic Poulain X-Patchwork-Id: 393588 Delivered-To: patch@linaro.org Received: by 2002:a02:8562:0:0:0:0:0 with SMTP id g89csp690493jai; Fri, 5 Mar 2021 11:09:10 -0800 (PST) X-Google-Smtp-Source: ABdhPJz7ncRGR2mSwMZ6SHWqdIHwkeqF3tzLpBD3nppCJBw9iChoPddCxQQIbXkZYsydKTOzhhnd X-Received: by 2002:a05:6402:1d1a:: with SMTP id dg26mr10398277edb.266.1614971350202; Fri, 05 Mar 2021 11:09:10 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614971350; cv=none; d=google.com; s=arc-20160816; b=ZH6IqSVN3afd9Xs2PjbspQk0HXGJ9Ht3510ZQ8MN9S6VlPDOUitGO8SXgy4wEEOGY6 t5ZgeEda86p9yazPp0e3ktDk6PaIhSxS+8pc33bLSKO+MUoeDTngwfrvEqyEq+CmAPNc Gsq17FvE/98UJZ2bjYAFoUotxJZK9vo86zwYw95siFHqNELOaBZodUDb5gpQpWJNdxfV eW4qvODjfvf3KH1bfp/OrTiNY74oQZwww3WPaQy2kzYcqxKFNVYHrj8BKUhBSCK0bL8p CRYnSnf0ObqyNbhZlRMw+OLZU7i7Fbml+5GJ8ag3zS066siYhChjdFsXEHe+g1WpJhr8 djgw== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:references:in-reply-to:message-id:date:subject :cc:to:from:dkim-signature; bh=xkgQUEFZxMLHtaJf4dT2RA8TF9CH0psfk4qBs11bA6Q=; b=AEf0/+VWaLly/xrDGNWqkRzMeWCJt5MM3wuHpeoEu6HhwExLBRl191hshhUh/qFBY5 ShU4ZlnETDRhAXMwm5Xg6sUPKHcc6YmtU2WMjvbn30t28w95a3Zgonu/lfMz99ZSxD/k 3dgr5TrqerUxk9C85CSCtbqbXevtuGm18XfRtbqJjGQV/dU37U8IawMJ5kpzHGq4upRb epyf8CQuaqiGzxzPHGc6FSlODuPu/BLc97JvJuvu2t7wXXi1/87wnsXFy7Dc3r93P/2F sTg6irNuqbxEfExkyRUXWVfH8oxHjjehzdIdIJoKmBrLCnWDeLzdeWJlP+Rev1OdcJbt eboA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=EYJB0Kyt; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id ml22si1089671ejb.629.2021.03.05.11.09.09; Fri, 05 Mar 2021 11:09:10 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=EYJB0Kyt; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S229651AbhCETIf (ORCPT + 16 others); Fri, 5 Mar 2021 14:08:35 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:38146 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S230094AbhCETIZ (ORCPT ); Fri, 5 Mar 2021 14:08:25 -0500 Received: from mail-wr1-x431.google.com (mail-wr1-x431.google.com [IPv6:2a00:1450:4864:20::431]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 0191DC061574 for ; Fri, 5 Mar 2021 11:08:25 -0800 (PST) Received: by mail-wr1-x431.google.com with SMTP id e10so3202989wro.12 for ; Fri, 05 Mar 2021 11:08:24 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=xkgQUEFZxMLHtaJf4dT2RA8TF9CH0psfk4qBs11bA6Q=; b=EYJB0Kyt9DQvqBKZElD86HvN//EQ4/SX9nI0NSvsfWiiFKbZGcoCHstICf/2ei7NJd V/XNSszl7SzNqNQmqaxAZlcySlQV/fkfis2rqyag0AOSHf6mCBi6mZ2RPh/rKP9wHX2M o8sz052Jf3MWtKJ/l0bYlTopClg7QiCHG1lGEw73PtAx8OjylzrQUWXKT65vmdNLFWu8 4y5ahl4EjrXUi8xfUuIMxhLTT2tD2yfYE6ZXvltCTnjHve2VosXGtkiKO9sX2NtIPTD2 1BN/qQaSfAnWPhIDq7koBMiB1zW9hODp396Xi22zyeDCziT9wX9zHXvGs1YnnXcA9LZZ yQmA== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=xkgQUEFZxMLHtaJf4dT2RA8TF9CH0psfk4qBs11bA6Q=; b=FmI9TbjQEU/AME4UbcjtD7y54jbwn+6l1H6eZg4kO+I2PGz8XzUYivRj7YhZI/4fbJ f9Mvh9/5YjZ9X3PlnoSucnYvL76CRa8WR7HEzXv16agjiWB0Lz8KdbFQbDlg+fWFsIfB uW7ORHGGmDxoBOel5AEK9D5Yq7NcUcuuRKI+OJjYUKe5hlzTg7v+AsCPunFOX/HSpLq9 AUTG+kQpxbBRp4TI1MtM0SNuV0/cK44xYiM7KTg1YiFXKvn8GAHSa7UjUX6u2ZGmksE2 7zFQ95qQooJ+bW5QtG9WvbIDWuwqnpFTINvNpAfkQ7ZqApA+uj3VpAFskzX0sRmytybv lTXw== X-Gm-Message-State: AOAM532gVxKPOHbS9RmXtFMoeOkmvfgzTd9gN2EO+lxVFAfZl0dJkTVN 6IJlOCurMYwB5Mnj+DIRewGOGw== X-Received: by 2002:adf:8104:: with SMTP id 4mr10857600wrm.265.1614971303662; Fri, 05 Mar 2021 11:08:23 -0800 (PST) Received: from localhost.localdomain ([2a01:e0a:82c:5f0:55da:a740:2edb:1c7e]) by smtp.gmail.com with ESMTPSA id c11sm5355437wrs.28.2021.03.05.11.08.22 (version=TLS1_2 cipher=ECDHE-ECDSA-AES128-GCM-SHA256 bits=128/128); Fri, 05 Mar 2021 11:08:23 -0800 (PST) From: Loic Poulain To: manivannan.sadhasivam@linaro.org, hemantk@codeaurora.org Cc: linux-arm-msm@vger.kernel.org, Loic Poulain Subject: [PATCH v3 3/6] mhi: pci_generic: Add SDX24 based modem support Date: Fri, 5 Mar 2021 20:16:45 +0100 Message-Id: <1614971808-22156-3-git-send-email-loic.poulain@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1614971808-22156-1-git-send-email-loic.poulain@linaro.org> References: <1614971808-22156-1-git-send-email-loic.poulain@linaro.org> Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Add generic info for SDX24 based modems. Also add the FIREHOSE channels used by the flash-programmer firmware loaded in EDL mode. Signed-off-by: Loic Poulain Reviewed-by: Manivannan Sadhasivam --- v2: no change v3: no change drivers/bus/mhi/pci_generic.c | 10 ++++++++++ 1 file changed, 10 insertions(+) -- 2.7.4 diff --git a/drivers/bus/mhi/pci_generic.c b/drivers/bus/mhi/pci_generic.c index 45d0cf2..c274e65 100644 --- a/drivers/bus/mhi/pci_generic.c +++ b/drivers/bus/mhi/pci_generic.c @@ -212,6 +212,14 @@ static const struct mhi_pci_dev_info mhi_qcom_sdx55_info = { .dma_data_width = 32 }; +static const struct mhi_pci_dev_info mhi_qcom_sdx24_info = { + .name = "qcom-sdx24", + .edl = "qcom/prog_firehose_sdx24.mbn", + .config = &modem_qcom_v1_mhiv_config, + .bar_num = MHI_PCI_DEFAULT_BAR_NUM, + .dma_data_width = 32 +}; + static const struct mhi_channel_config mhi_quectel_em1xx_channels[] = { MHI_CHANNEL_CONFIG_UL(0, "NMEA", 32, 0), MHI_CHANNEL_CONFIG_DL(1, "NMEA", 32, 0), @@ -254,6 +262,8 @@ static const struct mhi_pci_dev_info mhi_quectel_em1xx_info = { static const struct pci_device_id mhi_pci_id_table[] = { { PCI_DEVICE(PCI_VENDOR_ID_QCOM, 0x0306), .driver_data = (kernel_ulong_t) &mhi_qcom_sdx55_info }, + { PCI_DEVICE(PCI_VENDOR_ID_QCOM, 0x0304), + .driver_data = (kernel_ulong_t) &mhi_qcom_sdx24_info }, { PCI_DEVICE(0x1eac, 0x1001), /* EM120R-GL (sdx24) */ .driver_data = (kernel_ulong_t) &mhi_quectel_em1xx_info }, { PCI_DEVICE(0x1eac, 0x1002), /* EM160R-GL (sdx24) */