From patchwork Thu Dec 15 22:48:09 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Linus Walleij X-Patchwork-Id: 88238 Delivered-To: patch@linaro.org Received: by 10.140.20.101 with SMTP id 92csp1071085qgi; Thu, 15 Dec 2016 14:48:30 -0800 (PST) X-Received: by 10.99.237.17 with SMTP id d17mr6073048pgi.48.1481842110428; Thu, 15 Dec 2016 14:48:30 -0800 (PST) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a91si4361988pli.208.2016.12.15.14.48.30; Thu, 15 Dec 2016 14:48:30 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756587AbcLOWsZ (ORCPT + 9 others); Thu, 15 Dec 2016 17:48:25 -0500 Received: from mail-wm0-f42.google.com ([74.125.82.42]:37699 "EHLO mail-wm0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754873AbcLOWsW (ORCPT ); Thu, 15 Dec 2016 17:48:22 -0500 Received: by mail-wm0-f42.google.com with SMTP id t79so7791842wmt.0 for ; Thu, 15 Dec 2016 14:48:22 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id; bh=dHMjcTysU5Y9hv3zDY+rsAUo0VfUa0W0tA8E30CCt5E=; b=Dgl5ZZPwDvbVsmV2vPM99vnhd2jjQ9868+nFE0PO7AC/PpwtsymOMpqHiPH7ounjEd y0uyxO0gIRHjDr5VgIskhPbhFSTtdk/2Y+KZim48J9PqH+NTuI8Ysh7tKQ2uEIFUBYU9 8NT19FZahaIrBrW1LekBP2MWLhr7Ah4qw8i9g= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id; bh=dHMjcTysU5Y9hv3zDY+rsAUo0VfUa0W0tA8E30CCt5E=; b=HQb2EiDiIacjBpWq408fPNulUiKwGUL6wzo77KFmvHMbTSYq3Qp7zPZ5SszUvUsa9S SoqYD0FjmFvGEPCWzyQ7TAq/PKYUKJiu8SVYj4E78qs8J3eB5hhP8z3AUS4Q9T1TbXtc KqUN2O2ZpqBupBHxROfItuNAcPOcbAlT5zfxqriYe6c2+EvDQY9cGo5e/CRTsEpYIPeC etypRqi4T4UzNPCJHwHhjXYdmS153HX9mf6p1Ehb38nMdhn+jocWfHvLz7JXoEqBEDbW gQv9F94KVAGo5htO5ayRSqCbpCv6U8sEmvMTcVQEbMi6oBIi1ZWXI8AoJd5dxzPfdGDE hERw== X-Gm-Message-State: AKaTC02ol7xDz1NZyRURZIfVfzO0xowEg/e/9lvXFopq3MyMjUMd4HhBhRIfvcHaolS8zdnN X-Received: by 10.25.131.144 with SMTP id f138mr1192464lfd.60.1481842101178; Thu, 15 Dec 2016 14:48:21 -0800 (PST) Received: from localhost.localdomain.localdomain (c-357171d5.014-348-6c756e10.cust.bredbandsbolaget.se. [213.113.113.53]) by smtp.gmail.com with ESMTPSA id x4sm850990lff.15.2016.12.15.14.48.20 (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 15 Dec 2016 14:48:20 -0800 (PST) From: Linus Walleij To: Jonathan Cameron , linux-iio@vger.kernel.org Cc: Linus Walleij , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-arm-msm@vger.kernel.org, "Ivan T . Ivanov" , Andy Gross , Bjorn Andersson , Stephen Boyd , Srinivas Kandagatla Subject: [PATCH 1/3 v2] iio: adc: add device tree bindings for Qualcomm PM8xxx ADCs Date: Thu, 15 Dec 2016 23:48:09 +0100 Message-Id: <1481842089-13999-1-git-send-email-linus.walleij@linaro.org> X-Mailer: git-send-email 2.7.4 Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org This adds the device tree bindings for the Qualcomm PM8xxx ADCs. This is based on the existing DT bindings for the SPMI ADC so there are hopefully no controversial features. Cc: devicetree@vger.kernel.org Cc: linux-arm-kernel@lists.infradead.org Cc: linux-arm-msm@vger.kernel.org Cc: Ivan T. Ivanov Cc: Andy Gross Cc: Bjorn Andersson Cc: Stephen Boyd Cc: Srinivas Kandagatla Signed-off-by: Linus Walleij --- ChangeLog v1->v2: - Spelling fixes --- .../bindings/iio/adc/qcom,pm8xxx-xoadc.txt | 160 +++++++++++++++++++++ 1 file changed, 160 insertions(+) create mode 100644 Documentation/devicetree/bindings/iio/adc/qcom,pm8xxx-xoadc.txt -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe linux-arm-msm" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/Documentation/devicetree/bindings/iio/adc/qcom,pm8xxx-xoadc.txt b/Documentation/devicetree/bindings/iio/adc/qcom,pm8xxx-xoadc.txt new file mode 100644 index 000000000000..3c6bca5b4edf --- /dev/null +++ b/Documentation/devicetree/bindings/iio/adc/qcom,pm8xxx-xoadc.txt @@ -0,0 +1,160 @@ +Qualcomm's PM8xxx voltage XOADC + +The Qualcomm PM8xxx PMICs contain a HK/XO ADC (Housekeeping/Crystal +oscillator ADC) encompassing PM8018, PM8038, PM8058, PM8917 and PM8921. + +Required properties: + +- compatible: should be one of: + "qcom,pm8018-adc" + "qcom,pm8038-adc" + "qcom,pm8058-adc" + "qcom,pm8917-adc" + "qcom,pm8921-adc" + +- reg: should contain the ADC base address in the PMIC, typically + 0x197. + +The following required properties are standard for IO channels, see +iio-bindings.txt for more details: + +- #address-cells: should be set to <1> + +- #size-cells: should be set to <0> + +- #io-channel-cells: should be set to <1> + +- interrupts: should refer to the parent PMIC interrupt controller + and reference the proper ADC interrupt. + +Required subnodes: + +The ADC channels are configured as subnodes of the ADC. Since some of +them are used for calibrating the ADC, these nodes are compulsory: + +ref_625mv { + reg = <0x0c>; +}; + +ref_1250mv { + reg = <0x0d>; +}; + +ref_muxoff { + reg = <0x0f>; +}; + +These three nodes are used for absolute and ratiometric calibration +and only need to have these reg values: they are by hardware definition +1:1 ratio converters that sample 625, 1250 and 0 milliV and create +an interpolation calibration for all other ADCs. + +Optional subnodes: any channels other than channel 0x0c, 0x0d and +0x0f are optional. + +Required channel node properties: + +- reg: should contain the hardware channel number in the range + 0 .. 0x0f (4 bits). The hardware only supports 16 channels. + +Optional channel node properties: + +- qcom,decimation: + Value type: + Definition: This parameter is used to decrease the ADC sampling rate. + Quicker measurements can be made by reducing the decimation ratio. + Valid values are 512, 1024, 2048, 4096. + If the property is not found, a default value of 512 will be used. + +- qcom,ratiometric: + Value type: + Definition: Channel calibration type. If this property is specified + VADC will use the VDD reference (1.8V) and GND for channel + calibration. If the property is not found, the channel will be + calibrated with the 0.625V and 1.25V reference channels, also + known as an absolute calibration. + +- qcom,ratiometric-ref: + Value type: + Definition: The reference voltage pair when using ratiometric + calibration: + 0 = XO_IN/XOADC_GND + 1 = PMIC_IN/XOADC_GND + 2 = PMIC_IN/BMS_CSP + 3 (invalid) + 4 = XOADC_GND/XOADC_GND + 5 = XOADC_VREF/XOADC_GND + +Example: + +xoadc: xoadc@197 { + compatible = "qcom,pm8058-adc"; + reg = <0x197>; + interrupt-parent = <&pm8058>; + interrupts = <76 1>; + #address-cells = <1>; + #size-cells = <0>; + #io-channel-cells = <1>; + + vcoin { + reg = <0x00>; + }; + vbat { + reg = <0x01>; + }; + dcin { + reg = <0x02>; + }; + ichg { + reg = <0x03>; + }; + vph_pwr { + reg = <0x04>; + }; + mpp5 { + reg = <0x05>; + }; + mpp6 { + reg = <0x06>; + }; + mpp7 { + reg = <0x07>; + }; + mpp8 { + reg = <0x08>; + }; + mpp9 { + reg = <0x09>; + }; + usb_vbus { + reg = <0x0a>; + }; + die_temp { + reg = <0x0b>; + }; + ref_625mv { + reg = <0x0c>; + }; + ref_1250mv { + reg = <0x0d>; + }; + ref_325mv { + reg = <0x0e>; + }; + ref_muxoff { + reg = <0x0f>; + }; +}; + + +/* IIO client node */ +iio-hwmon { + compatible = "iio-hwmon"; + io-channels = <&xoadc 0x01>, /* Battery */ + <&xoadc 0x02>, /* DC in (charger) */ + <&xoadc 0x04>, /* VPH the main system voltage */ + <&xoadc 0x0b>, /* Die temperature */ + <&xoadc 0x0c>, /* Reference voltage 1.25V */ + <&xoadc 0x0d>, /* Reference voltage 0.625V */ + <&xoadc 0x0e>; /* Reference voltage 0.325V */ +};