From patchwork Thu Aug 4 23:05:02 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 73336 Delivered-To: patch@linaro.org Received: by 10.140.29.52 with SMTP id a49csp1637030qga; Thu, 4 Aug 2016 16:06:36 -0700 (PDT) X-Received: by 10.98.157.12 with SMTP id i12mr130365927pfd.164.1470351973609; Thu, 04 Aug 2016 16:06:13 -0700 (PDT) Return-Path: Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id y80si16817659pfi.205.2016.08.04.16.06.11; Thu, 04 Aug 2016 16:06:13 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Authentication-Results: mx.google.com; dkim=neutral (body hash did not verify) header.i=@linaro.org; spf=pass (google.com: best guess record for domain of linux-arm-msm-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=fail (p=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1759231AbcHDXGL (ORCPT + 8 others); Thu, 4 Aug 2016 19:06:11 -0400 Received: from mail-pf0-f179.google.com ([209.85.192.179]:35101 "EHLO mail-pf0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1759386AbcHDXGJ (ORCPT ); Thu, 4 Aug 2016 19:06:09 -0400 Received: by mail-pf0-f179.google.com with SMTP id x72so90843815pfd.2 for ; Thu, 04 Aug 2016 16:06:09 -0700 (PDT) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=QtFXs7fpFHVs0O9H4yzrqyumdNJ7p3uUDh/89Em3A+0=; b=iL0y4XAnMsiut7GKiEl+LLlWlUoVwVBohvUnzzWd08THGnKF4X8cD7+fGTEt6/DHLB UQY5fGgG35X5OC3demVe4grPfwigPMrBqwFG/3XkhaEsT9qQtjPZJh8PMNFqWWGMJvti AxT0Z/7yxaWatQSGCpqyB21DKGBwslRkbdRRY= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=QtFXs7fpFHVs0O9H4yzrqyumdNJ7p3uUDh/89Em3A+0=; b=b5aHKO9/1yC7F1bT5ABEvFb5CJtTr+qy54TQEpl/HjFQ9RtexXEwjuhmWZT7lnrNzl Ax+pGbO7Kq0tUefBeS+snGcKoNUvu+kqtg4aDd+7pbEqrepujV8HMwdZWQmQXo6VgB7T DhEXNI76LXdENbhExb/+xlf7U0gyjzsB2S/37XGlCAZq8WJS+lOXTUM+2CTTAJbI8Yjm /COomIel9uerErIDT0b+4/OKtS/ex7gV3eAjZK1MFCkFN4rybC/cZvhdGRL/XjU+yW4I ldcPvWdL8Y5b1oIanzHll0U5OHaOFqHGpw2nGsjgivIVzErYuHIeu+3OYPSOkzjbavi9 amPA== X-Gm-Message-State: AEkoouursuxi3l99NY2SYP9vqM7wAd3URy1NlmiA/aBcj3C9hiBNwa1nFzQn7iPhrLsc4tFO X-Received: by 10.98.102.221 with SMTP id s90mr129639086pfj.69.1470351969046; Thu, 04 Aug 2016 16:06:09 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by smtp.gmail.com with ESMTPSA id x66sm22736214pfb.86.2016.08.04.16.06.06 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 04 Aug 2016 16:06:07 -0700 (PDT) From: Lina Iyer To: ulf.hansson@linaro.org, khilman@kernel.org, rjw@rjwysocki.net, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: andy.gross@linaro.org, sboyd@codeaurora.org, linux-arm-msm@vger.kernel.org, Lina Iyer , devicetree@vger.kernel.org Subject: [PATCH v3 15/15] ARM64: dts: Define CPU power domain for MSM8916 Date: Thu, 4 Aug 2016 17:05:02 -0600 Message-Id: <1470351902-43103-16-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1470351902-43103-1-git-send-email-lina.iyer@linaro.org> References: <1470351902-43103-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org Define power domain and the power states for the domain as defined by the PSCI firmware. The 8916 firmware supports OS initiated method of powering off the CPU clusters. Cc: Signed-off-by: Lina Iyer --- arch/arm64/boot/dts/qcom/msm8916.dtsi | 27 +++++++++++++++++++++++++++ 1 file changed, 27 insertions(+) -- 2.7.4 -- To unsubscribe from this list: send the line "unsubscribe linux-arm-msm" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 3029773..eb0aaed 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -64,6 +64,7 @@ next-level-cache = <&L2_0>; enable-method = "psci"; cpu-idle-states = <&CPU_SPC>; + power-domains = <&CPU_PD>; }; CPU1: cpu@1 { @@ -73,6 +74,7 @@ next-level-cache = <&L2_0>; enable-method = "psci"; cpu-idle-states = <&CPU_SPC>; + power-domains = <&CPU_PD>; }; CPU2: cpu@2 { @@ -82,6 +84,7 @@ next-level-cache = <&L2_0>; enable-method = "psci"; cpu-idle-states = <&CPU_SPC>; + power-domains = <&CPU_PD>; }; CPU3: cpu@3 { @@ -91,6 +94,7 @@ next-level-cache = <&L2_0>; enable-method = "psci"; cpu-idle-states = <&CPU_SPC>; + power-domains = <&CPU_PD>; }; L2_0: l2-cache { @@ -113,6 +117,29 @@ psci { compatible = "arm,psci-1.0"; method = "smc"; + + CPU_PD: cpu-pd@0 { + #power-domain-cells = <0>; + domain-idle-states = <&CLUSTER_RET>, <&CLUSTER_PWR_DWN>; + }; + + domain-states { + CLUSTER_RET: domain_ret { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000010>; + entry-latency-us = <500>; + exit-latency-us = <500>; + min-residency-us = <2000>; + }; + + CLUSTER_PWR_DWN: domain_gdhs { + compatible = "arm,idle-state"; + arm,psci-suspend-param = <0x1000030>; + entry-latency-us = <2000>; + exit-latency-us = <2000>; + min-residency-us = <6000>; + }; + }; }; timer {