From patchwork Fri Oct 9 08:55:05 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 54688 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by patches.linaro.org (Postfix) with ESMTPS id 999AC22DB6 for ; Fri, 9 Oct 2015 08:55:25 +0000 (UTC) Received: by wicgi15 with SMTP id gi15sf17646454wic.2 for ; Fri, 09 Oct 2015 01:55:24 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=cvTwYEMhFnfZS/pfNBsOqR1K575I6yZNM/LZm74Z2Sw=; b=aDbx9GtQf6XrVGIOVsdhwNZRsl3U9WdSEo4ETCHA0Ehex3Nitq6dXN1pPp6hK6MLb3 y32ogvPBdUTH9RsGddoHUz5y7z4vda9irXNdufDtYMc3ecSrcE5NtWYxlLg9h32BOUGK 18NwKnkk4Z4jwg6uvyBylB8lQGdEDesWoBgA14HDlW5UgPcd5UOHXIfVV/6oapzODO3C O/Hm5mPQnkP7q0gLEeEzPGKYJUU6Jo5Wq3rjFSX5wXt0axscGMl7qwWit2aM6mR5zX9z jhmQO+WWaXfyAjnBVLK7gCx/BrxifaVXknOuKTq5wSyCvpj2dsjyzSVz625AAZNdSxUs 0CiA== X-Gm-Message-State: ALoCoQnhX7eDRCiEFD5xB0ANKq/EFh5ev+x3wxdL+/bZai5M0VgJk2H2w91nJU5gfVa84V1PzXg3 X-Received: by 10.194.83.169 with SMTP id r9mr2360766wjy.6.1444380924959; Fri, 09 Oct 2015 01:55:24 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.77.80 with SMTP id a77ls281100lfb.70.gmail; Fri, 09 Oct 2015 01:55:24 -0700 (PDT) X-Received: by 10.112.134.197 with SMTP id pm5mr5993879lbb.3.1444380924646; Fri, 09 Oct 2015 01:55:24 -0700 (PDT) Received: from mail-lb0-f181.google.com (mail-lb0-f181.google.com. [209.85.217.181]) by mx.google.com with ESMTPS id 87si412232lfp.75.2015.10.09.01.55.24 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 09 Oct 2015 01:55:24 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.181 as permitted sender) client-ip=209.85.217.181; Received: by lbcao8 with SMTP id ao8so74168230lbc.3 for ; Fri, 09 Oct 2015 01:55:24 -0700 (PDT) X-Received: by 10.112.135.9 with SMTP id po9mr6107601lbb.56.1444380924437; Fri, 09 Oct 2015 01:55:24 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1049751lbq; Fri, 9 Oct 2015 01:55:23 -0700 (PDT) X-Received: by 10.66.65.228 with SMTP id a4mr13873189pat.19.1444380923329; Fri, 09 Oct 2015 01:55:23 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id a6si926064pbu.198.2015.10.09.01.55.22; Fri, 09 Oct 2015 01:55:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934665AbbJIIzT (ORCPT + 30 others); Fri, 9 Oct 2015 04:55:19 -0400 Received: from mail-wi0-f176.google.com ([209.85.212.176]:33966 "EHLO mail-wi0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934642AbbJIIzP (ORCPT ); Fri, 9 Oct 2015 04:55:15 -0400 Received: by wicfx3 with SMTP id fx3so60876220wic.1 for ; Fri, 09 Oct 2015 01:55:14 -0700 (PDT) X-Received: by 10.180.210.162 with SMTP id mv2mr8602151wic.47.1444380914908; Fri, 09 Oct 2015 01:55:14 -0700 (PDT) Received: from localhost.localdomain (host-92-13-246-184.as43234.net. [92.13.246.184]) by smtp.gmail.com with ESMTPSA id ld5sm784224wjc.18.2015.10.09.01.55.11 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 09 Oct 2015 01:55:14 -0700 (PDT) From: Srinivas Kandagatla To: linux-arm-msm@vger.kernel.org, agross@codeaurora.org Cc: jorge.ramirez-ortiz@linaro.org, Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH v2 2/4] arm64: dts: qcom: Add msm8916 I2C nodes. Date: Fri, 9 Oct 2015 09:55:05 +0100 Message-Id: <1444380905-1465-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1444380825-1355-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1444380825-1355-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: srinivas.kandagatla@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.181 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds missing support for i2c0 and i2c6, this support is required to connect the i2c slaves on LS expansion on DB410c. Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/msm8916-pins.dtsi | 48 ++++++++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/msm8916.dtsi | 30 +++++++++++++++++++ 2 files changed, 78 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi index a6105d7..49ec55a 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi @@ -265,6 +265,30 @@ }; }; + i2c2_default: i2c2_default { + pinmux { + function = "blsp_i2c2"; + pins = "gpio6", "gpio7"; + }; + pinconf { + pins = "gpio6", "gpio7"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + + i2c2_sleep: i2c2_sleep { + pinmux { + function = "gpio"; + pins = "gpio6", "gpio7"; + }; + pinconf { + pins = "gpio6", "gpio7"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + i2c4_default: i2c4_default { pinmux { function = "blsp_i2c4"; @@ -289,6 +313,30 @@ }; }; + i2c6_default: i2c6_default { + pinmux { + function = "blsp_i2c6"; + pins = "gpio22", "gpio23"; + }; + pinconf { + pins = "gpio22", "gpio23"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + + i2c6_sleep: i2c6_sleep { + pinmux { + function = "gpio"; + pins = "gpio22", "gpio23"; + }; + pinconf { + pins = "gpio22", "gpio23"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + sdhc2_cd_pin { sdc2_cd_on: cd_on { pinmux { diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 85f7bee..2c86234 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -233,6 +233,21 @@ status = "disabled"; }; + blsp_i2c2: i2c@78b6000 { + compatible = "qcom,i2c-qup-v2.2.1"; + reg = <0x78b6000 0x1000>; + interrupts = ; + clocks = <&gcc GCC_BLSP1_AHB_CLK>, + <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>; + clock-names = "iface", "core"; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_default>; + pinctrl-1 = <&i2c2_sleep>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + blsp_i2c4: i2c@78b8000 { compatible = "qcom,i2c-qup-v2.2.1"; reg = <0x78b8000 0x1000>; @@ -248,6 +263,21 @@ status = "disabled"; }; + blsp_i2c6: i2c@78ba000 { + compatible = "qcom,i2c-qup-v2.2.1"; + reg = <0x78ba000 0x1000>; + interrupts = ; + clocks = <&gcc GCC_BLSP1_AHB_CLK>, + <&gcc GCC_BLSP1_QUP6_I2C_APPS_CLK>; + clock-names = "iface", "core"; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c6_default>; + pinctrl-1 = <&i2c6_sleep>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + sdhc_1: sdhci@07824000 { compatible = "qcom,sdhci-msm-v4"; reg = <0x07824900 0x11c>, <0x07824000 0x800>;