From patchwork Thu Oct 8 11:19:28 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 54660 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by patches.linaro.org (Postfix) with ESMTPS id F06D022FF4 for ; Thu, 8 Oct 2015 11:19:38 +0000 (UTC) Received: by wisv5 with SMTP id v5sf9269154wis.0 for ; Thu, 08 Oct 2015 04:19:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=hfTrs9uIRuOuuDGhjAcAVLKrnrzFtZgiFYtDxu5JKJc=; b=kC8g5XMZR/T25NJ1tbcsOS/HZEbs8q5F2s6YJPbndbyTD3/tUiwMv2hi2Ybn2VqhIW PBy/bCHHfxC8cpGK5A2POtD5GPMSSX7qRy0S3lyIBlv8qtA0Yd+3UbWyoaTKP1r3XE25 Ns9XfuWhC0nKH1ShnbJQfYrDT6VuyOcZaKPwzPsUMYbMICpdhcoZj5taMSWbjUvLG0PE wp0uoGdio17WWi3w8EpM4/yVh0CclSNHdjO2pqhoKqVBtSJWboot6mBsnuNW9j76Bl5f O8V0BP8MUlbkGYTv348kMMscLvfUUnQaykHlDGRXycKM04NpC3p3XEPYKrewdEKqexnr iW+w== X-Gm-Message-State: ALoCoQm4FbTe7q4Bu7NDlIfQVwq7O3fiNsgPOu+2sIsjMQQ1vnTKpFzMC6oaNGBprRukqjiKji6U X-Received: by 10.112.54.197 with SMTP id l5mr1253963lbp.21.1444303178241; Thu, 08 Oct 2015 04:19:38 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.44.79 with SMTP id s76ls181795lfs.29.gmail; Thu, 08 Oct 2015 04:19:38 -0700 (PDT) X-Received: by 10.112.13.161 with SMTP id i1mr3289121lbc.96.1444303178074; Thu, 08 Oct 2015 04:19:38 -0700 (PDT) Received: from mail-lb0-f177.google.com (mail-lb0-f177.google.com. [209.85.217.177]) by mx.google.com with ESMTPS id g5si29287861lbs.7.2015.10.08.04.19.38 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 08 Oct 2015 04:19:38 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) client-ip=209.85.217.177; Received: by lbcao8 with SMTP id ao8so43500079lbc.3 for ; Thu, 08 Oct 2015 04:19:37 -0700 (PDT) X-Received: by 10.112.139.201 with SMTP id ra9mr3293397lbb.29.1444303177871; Thu, 08 Oct 2015 04:19:37 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp522567lbq; Thu, 8 Oct 2015 04:19:36 -0700 (PDT) X-Received: by 10.67.12.166 with SMTP id er6mr7509247pad.40.1444303176811; Thu, 08 Oct 2015 04:19:36 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ep1si8504797pbd.256.2015.10.08.04.19.36; Thu, 08 Oct 2015 04:19:36 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756291AbbJHLTf (ORCPT + 30 others); Thu, 8 Oct 2015 07:19:35 -0400 Received: from mail-wi0-f180.google.com ([209.85.212.180]:38852 "EHLO mail-wi0-f180.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756267AbbJHLTc (ORCPT ); Thu, 8 Oct 2015 07:19:32 -0400 Received: by wiclk2 with SMTP id lk2so20297557wic.1 for ; Thu, 08 Oct 2015 04:19:31 -0700 (PDT) X-Received: by 10.194.114.133 with SMTP id jg5mr6922172wjb.98.1444303171188; Thu, 08 Oct 2015 04:19:31 -0700 (PDT) Received: from localhost.localdomain (host-92-13-246-184.as43234.net. [92.13.246.184]) by smtp.gmail.com with ESMTPSA id pl7sm6820295wic.4.2015.10.08.04.19.30 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 08 Oct 2015 04:19:30 -0700 (PDT) From: Srinivas Kandagatla To: linux-arm-msm@vger.kernel.org, agross@codeaurora.org Cc: jorge.ramirez-ortiz@linaro.org, Rob Herring , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Srinivas Kandagatla Subject: [PATCH 2/4] arm64: dts: qcom: Add msm8916 I2C nodes. Date: Thu, 8 Oct 2015 12:19:28 +0100 Message-Id: <1444303168-32490-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1444303124-32402-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1444303124-32402-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: srinivas.kandagatla@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds missing support for i2c0 and i2c6, this support is required to connect the i2c slaves on LS expansion on DB410c. Signed-off-by: Srinivas Kandagatla --- arch/arm64/boot/dts/qcom/msm8916-pins.dtsi | 48 ++++++++++++++++++++++++++++++ arch/arm64/boot/dts/qcom/msm8916.dtsi | 31 +++++++++++++++++++ 2 files changed, 79 insertions(+) diff --git a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi index a6105d7..49ec55a 100644 --- a/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916-pins.dtsi @@ -265,6 +265,30 @@ }; }; + i2c2_default: i2c2_default { + pinmux { + function = "blsp_i2c2"; + pins = "gpio6", "gpio7"; + }; + pinconf { + pins = "gpio6", "gpio7"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + + i2c2_sleep: i2c2_sleep { + pinmux { + function = "gpio"; + pins = "gpio6", "gpio7"; + }; + pinconf { + pins = "gpio6", "gpio7"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + i2c4_default: i2c4_default { pinmux { function = "blsp_i2c4"; @@ -289,6 +313,30 @@ }; }; + i2c6_default: i2c6_default { + pinmux { + function = "blsp_i2c6"; + pins = "gpio22", "gpio23"; + }; + pinconf { + pins = "gpio22", "gpio23"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + + i2c6_sleep: i2c6_sleep { + pinmux { + function = "gpio"; + pins = "gpio22", "gpio23"; + }; + pinconf { + pins = "gpio22", "gpio23"; + drive-strength = <2>; + bias-disable = <0>; + }; + }; + sdhc2_cd_pin { sdc2_cd_on: cd_on { pinmux { diff --git a/arch/arm64/boot/dts/qcom/msm8916.dtsi b/arch/arm64/boot/dts/qcom/msm8916.dtsi index 85f7bee..d49ac37 100644 --- a/arch/arm64/boot/dts/qcom/msm8916.dtsi +++ b/arch/arm64/boot/dts/qcom/msm8916.dtsi @@ -233,6 +233,22 @@ status = "disabled"; }; + /* BLSP1 QUP2 */ + blsp_i2c2: i2c@78b6000 { + compatible = "qcom,i2c-qup-v2.2.1"; + reg = <0x78b6000 0x1000>; + interrupts = ; + clocks = <&gcc GCC_BLSP1_AHB_CLK>, + <&gcc GCC_BLSP1_QUP2_I2C_APPS_CLK>; + clock-names = "iface", "core"; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c2_default>; + pinctrl-1 = <&i2c2_sleep>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + blsp_i2c4: i2c@78b8000 { compatible = "qcom,i2c-qup-v2.2.1"; reg = <0x78b8000 0x1000>; @@ -248,6 +264,21 @@ status = "disabled"; }; + blsp_i2c6: i2c@78ba000 { + compatible = "qcom,i2c-qup-v2.2.1"; + reg = <0x78ba000 0x1000>; + interrupts = ; + clocks = <&gcc GCC_BLSP1_AHB_CLK>, + <&gcc GCC_BLSP1_QUP6_I2C_APPS_CLK>; + clock-names = "iface", "core"; + pinctrl-names = "default", "sleep"; + pinctrl-0 = <&i2c6_default>; + pinctrl-1 = <&i2c6_sleep>; + #address-cells = <1>; + #size-cells = <0>; + status = "disabled"; + }; + sdhc_1: sdhci@07824000 { compatible = "qcom,sdhci-msm-v4"; reg = <0x07824900 0x11c>, <0x07824000 0x800>;