From patchwork Tue Jul 28 12:54:09 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 51592 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by patches.linaro.org (Postfix) with ESMTPS id 3BF8820323 for ; Tue, 28 Jul 2015 12:54:26 +0000 (UTC) Received: by wicmm11 with SMTP id mm11sf38531039wic.3 for ; Tue, 28 Jul 2015 05:54:25 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=bcb20aMt1LHeMaoxpgx07p0H6Ao7eA2DeexFMaKKazs=; b=ldD1cVYy4ogp7oK/hARorXb96WIEqxa4HWkbuiMx7+sflmk5O/x81zXZVg2S1gjx9a 5JvLjsFka4iKsmop2bcw/Z/5sAnPbXHsedazhGJevK1QuasZEwR7b5gbM0n8t+Q0biYK skwdqMPQb9fKBQaRCOPSTpDFYsXTfaHpvs3acVWrHFgQD8oJp3D0excDLnsIgC0krTTq 1fGQhcUNOPDrS3i2Bqfrdqu0bjP+99BrZBSCw76mym5nQbJAJ5lDm9zy7O/TSoK7zTYI ptHFC2FmtvOu37e4A60P74GMHvhYg5cPkLo7GYw2EDpqmsUEtel3mpj99i7ZVBJ7GUna hQRg== X-Gm-Message-State: ALoCoQmnaBJFKSkAAYSJUVhBewGNGWNqYYkRecb+GYyEBUdUuChLkn3YBcqFbbnRw35jATGcsRMT X-Received: by 10.152.1.105 with SMTP id 9mr13974372lal.3.1438088065537; Tue, 28 Jul 2015 05:54:25 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.4.1 with SMTP id g1ls727454lag.46.gmail; Tue, 28 Jul 2015 05:54:25 -0700 (PDT) X-Received: by 10.112.50.177 with SMTP id d17mr32307125lbo.18.1438088065362; Tue, 28 Jul 2015 05:54:25 -0700 (PDT) Received: from mail-lb0-f175.google.com (mail-lb0-f175.google.com. [209.85.217.175]) by mx.google.com with ESMTPS id b4si18273390lbq.1.2015.07.28.05.54.25 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 28 Jul 2015 05:54:25 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.175 as permitted sender) client-ip=209.85.217.175; Received: by lbbzr7 with SMTP id zr7so73940050lbb.1 for ; Tue, 28 Jul 2015 05:54:25 -0700 (PDT) X-Received: by 10.112.120.134 with SMTP id lc6mr32587085lbb.86.1438088065255; Tue, 28 Jul 2015 05:54:25 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.7.198 with SMTP id l6csp2122126lba; Tue, 28 Jul 2015 05:54:24 -0700 (PDT) X-Received: by 10.70.49.98 with SMTP id t2mr78937347pdn.113.1438088063428; Tue, 28 Jul 2015 05:54:23 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cl6si52899804pdb.176.2015.07.28.05.54.22; Tue, 28 Jul 2015 05:54:23 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932203AbbG1MyT (ORCPT + 28 others); Tue, 28 Jul 2015 08:54:19 -0400 Received: from mail-wi0-f182.google.com ([209.85.212.182]:38482 "EHLO mail-wi0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755476AbbG1MyQ (ORCPT ); Tue, 28 Jul 2015 08:54:16 -0400 Received: by wibxm9 with SMTP id xm9so159298931wib.1 for ; Tue, 28 Jul 2015 05:54:15 -0700 (PDT) X-Received: by 10.180.98.200 with SMTP id ek8mr34817832wib.38.1438088055316; Tue, 28 Jul 2015 05:54:15 -0700 (PDT) Received: from srini-ThinkPad-X1-Carbon-2nd.dlink.com (host-78-147-3-201.as13285.net. [78.147.3.201]) by smtp.gmail.com with ESMTPSA id dl10sm33149586wjb.42.2015.07.28.05.54.13 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 28 Jul 2015 05:54:14 -0700 (PDT) From: Srinivas Kandagatla To: agross@codeaurora.org, linux-arm-msm@vger.kernel.org Cc: Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Russell King , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Clark , Srinivas Kandagatla Subject: [PATCH v1 4/7] ARM: dts: apq8064: Add MDP support Date: Tue, 28 Jul 2015 13:54:09 +0100 Message-Id: <1438088049-17479-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1438087956-17307-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1438087956-17307-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: srinivas.kandagatla@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.175 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Rob Clark This patch adds MDP node to APQ8064 dt. Signed-off-by: Rob Clark [Srinivas Kandagatla] : updated with new style rpm regulators Signed-off-by: Srinivas Kandagatla --- arch/arm/boot/dts/qcom-apq8064.dtsi | 87 +++++++++++++++++++++++++++++++++++++ 1 file changed, 87 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index cba4ccb..7d2cc45 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -1,6 +1,7 @@ /dts-v1/; #include "skeleton.dtsi" +#include #include #include #include @@ -107,6 +108,20 @@ }; }; + hdmi_pinctrl: hdmi-pinctrl { + mux1 { + pins = "gpio69", "gpio70", "gpio71"; + function = "hdmi"; + bias-pull-up; + drive-strength = <2>; + }; + mux2 { + pins = "gpio72"; + function = "hdmi"; + bias-pull-down; + drive-strength = <16>; + }; + }; ps_hold: ps_hold { mux { pins = "gpio78"; @@ -618,5 +633,77 @@ compatible = "qcom,tcsr-apq8064", "syscon"; reg = <0x1a400000 0x100>; }; + + hdmi: qcom,hdmi-tx@4a00000 { + compatible = "qcom,hdmi-tx-8960"; + reg-names = "core_physical"; + reg = <0x04a00000 0x1000>; + interrupts = ; + clock-names = + "core_clk", + "master_iface_clk", + "slave_iface_clk"; + clocks = + <&mmcc HDMI_APP_CLK>, + <&mmcc HDMI_M_AHB_CLK>, + <&mmcc HDMI_S_AHB_CLK>; + qcom,hdmi-tx-ddc-clk = <&tlmm_pinmux 70 GPIO_ACTIVE_HIGH>; + qcom,hdmi-tx-ddc-data = <&tlmm_pinmux 71 GPIO_ACTIVE_HIGH>; + qcom,hdmi-tx-hpd = <&tlmm_pinmux 72 GPIO_ACTIVE_HIGH>; + pinctrl-names = "default"; + pinctrl-0 = <&hdmi_pinctrl>; + }; + + gpu: qcom,adreno-3xx@4300000 { + compatible = "qcom,adreno-3xx"; + reg = <0x04300000 0x20000>; + reg-names = "kgsl_3d0_reg_memory"; + interrupts = ; + interrupt-names = "kgsl_3d0_irq"; + clock-names = + "core_clk", + "iface_clk", + "mem_clk", + "mem_iface_clk"; + clocks = + <&mmcc GFX3D_CLK>, + <&mmcc GFX3D_AHB_CLK>, + <&mmcc GFX3D_AXI_CLK>, + <&mmcc MMSS_IMEM_AHB_CLK>; + qcom,chipid = <0x03020002>; + qcom,gpu-pwrlevels { + compatible = "qcom,gpu-pwrlevels"; + qcom,gpu-pwrlevel@0 { + qcom,gpu-freq = <450000000>; + }; + qcom,gpu-pwrlevel@1 { + qcom,gpu-freq = <27000000>; + }; + }; + }; + + mdp: qcom,mdp@5100000 { + compatible = "qcom,mdp"; + reg = <0x05100000 0xf0000>; + interrupts = ; + connectors = <&hdmi>; + gpus = <&gpu>; + clock-names = + "core_clk", + "iface_clk", + "lut_clk", + "src_clk", + "hdmi_clk", + "mdp_clk", + "mdp_axi_clk"; + clocks = + <&mmcc MDP_CLK>, + <&mmcc MDP_AHB_CLK>, + <&mmcc MDP_LUT_CLK>, + <&mmcc TV_SRC>, + <&mmcc HDMI_TV_CLK>, + <&mmcc MDP_TV_CLK>, + <&mmcc MDP_AXI_CLK>; + }; }; };