From patchwork Fri Apr 10 12:34:31 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Srinivas Kandagatla X-Patchwork-Id: 47030 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-qc0-f200.google.com (mail-qc0-f200.google.com [209.85.216.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3496021416 for ; Fri, 10 Apr 2015 12:34:47 +0000 (UTC) Received: by qcbij4 with SMTP id ij4sf6083848qcb.1 for ; Fri, 10 Apr 2015 05:34:47 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=KPkrCQQh3c2TL81TzokD/omU2mf/mIcZN4RUawZIG2M=; b=F660A+r/6Sj3cjwRiIwXH81YsfoVD9MGCJx84YPwReOkOz8DwkuUkw4fpdmkG3k7FA Qom4TqpX5OLWBsysLmThDDlUbc0flWWM03zr6CpO/XsJqOW2HC0x5dFi32vLBuTsu9Hh wSvvwKwsCzX2CrsaNoUbfgh6NcOBiqkFhEvtnx2IDTauKyeLgOsTvmxH8H4xEs54vq4B dI5ICTbQUpJuaMGZHwjGrXYom1NtsNPURucHs5XN9ahrG3Sd8LjSqN/tLYTB5WBhjD1x aF+qe/7iy4iIt3718HbwB9/jdaYNK3o5OPB5drSBRiI0n+bR0rCgJtnw17aiDnYJVH9H x7nA== X-Gm-Message-State: ALoCoQkxMj2brHfN0ulXZc7X/trreRtkVOdYvVCcdXCOOICjo+u11ToT8tDJUJWBd/xavmZKBskZ X-Received: by 10.236.207.230 with SMTP id n66mr1575902yho.30.1428669287018; Fri, 10 Apr 2015 05:34:47 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.40.228 with SMTP id x91ls1733071qgx.9.gmail; Fri, 10 Apr 2015 05:34:46 -0700 (PDT) X-Received: by 10.229.95.74 with SMTP id c10mr1423352qcn.17.1428669286936; Fri, 10 Apr 2015 05:34:46 -0700 (PDT) Received: from mail-qc0-f175.google.com (mail-qc0-f175.google.com. [209.85.216.175]) by mx.google.com with ESMTPS id k142si1643752qhc.30.2015.04.10.05.34.46 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 10 Apr 2015 05:34:46 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.216.175 as permitted sender) client-ip=209.85.216.175; Received: by qcpm10 with SMTP id m10so391601qcp.3 for ; Fri, 10 Apr 2015 05:34:46 -0700 (PDT) X-Received: by 10.140.102.180 with SMTP id w49mr1339452qge.82.1428669286806; Fri, 10 Apr 2015 05:34:46 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.96.155.231 with SMTP id vz7csp984271qdb; Fri, 10 Apr 2015 05:34:46 -0700 (PDT) X-Received: by 10.66.65.195 with SMTP id z3mr2223401pas.81.1428669284041; Fri, 10 Apr 2015 05:34:44 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ke5si2721403pab.238.2015.04.10.05.34.43; Fri, 10 Apr 2015 05:34:44 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932827AbbDJMei (ORCPT + 5 others); Fri, 10 Apr 2015 08:34:38 -0400 Received: from mail-wg0-f42.google.com ([74.125.82.42]:34819 "EHLO mail-wg0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932220AbbDJMef (ORCPT ); Fri, 10 Apr 2015 08:34:35 -0400 Received: by wgyo15 with SMTP id o15so16270573wgy.2 for ; Fri, 10 Apr 2015 05:34:34 -0700 (PDT) X-Received: by 10.180.86.201 with SMTP id r9mr14933886wiz.56.1428669274538; Fri, 10 Apr 2015 05:34:34 -0700 (PDT) Received: from srini-ThinkPad-X1-Carbon-2nd.dlink.com (host-78-145-247-151.as13285.net. [78.145.247.151]) by mx.google.com with ESMTPSA id e2sm3277161wij.5.2015.04.10.05.34.32 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 10 Apr 2015 05:34:33 -0700 (PDT) From: Srinivas Kandagatla To: galak@codeaurora.org, linux-arm-msm@vger.kernel.org Cc: bjorn.andersson@sonymobile.com, Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Russell King , devicetree@vger.kernel.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Rob Clark , Srinivas Kandagatla Subject: [PATCH v2 06/12] ARM: dts: apq8064: Add MDP support Date: Fri, 10 Apr 2015 13:34:31 +0100 Message-Id: <1428669271-11032-1-git-send-email-srinivas.kandagatla@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1428669187-10775-1-git-send-email-srinivas.kandagatla@linaro.org> References: <1428669187-10775-1-git-send-email-srinivas.kandagatla@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: srinivas.kandagatla@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.216.175 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Rob Clark This patch adds MDP node to APQ8064 dt. Signed-off-by: Srinivas Kandagatla [Srinivas Kandagatla: Fixed the hdmi switch regulator name] Signed-off-by: Rob Clark --- arch/arm/boot/dts/qcom-apq8064.dtsi | 104 ++++++++++++++++++++++++++++++++++++ 1 file changed, 104 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 56cc65e..c88470c 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -1,6 +1,7 @@ /dts-v1/; #include "skeleton.dtsi" +#include #include #include #include @@ -107,6 +108,20 @@ }; }; + hdmi_pinctrl: hdmi-pinctrl { + mux1 { + pins = "gpio69", "gpio70", "gpio71"; + function = "hdmi"; + bias-pull-up; + drive-strength = <2>; + }; + mux2 { + pins = "gpio72"; + function = "hdmi"; + bias-pull-down; + drive-strength = <16>; + }; + }; ps_hold: ps_hold { mux { pins = "gpio78"; @@ -250,6 +265,18 @@ }; }; + ext_3p3v: regulator-fixed@1 { + compatible = "regulator-fixed"; + regulator-min-microvolt = <3300000>; + regulator-max-microvolt = <3300000>; + regulator-name = "ext_3p3v"; + regulator-type = "voltage"; + startup-delay-us = <0>; + gpio = <&tlmm_pinmux 77 GPIO_ACTIVE_HIGH>; + enable-active-high; + regulator-boot-on; + }; + qcom,ssbi@500000 { compatible = "qcom,ssbi"; reg = <0x00500000 0x1000>; @@ -522,5 +549,82 @@ compatible = "qcom,tcsr-apq8064", "syscon"; reg = <0x1a400000 0x100>; }; + + hdmi: qcom,hdmi-tx@4a00000 { + compatible = "qcom,hdmi-tx-8960"; + reg-names = "core_physical"; + reg = <0x04a00000 0x1000>; + interrupts = ; + clock-names = + "core_clk", + "master_iface_clk", + "slave_iface_clk"; + clocks = + <&mmcc HDMI_APP_CLK>, + <&mmcc HDMI_M_AHB_CLK>, + <&mmcc HDMI_S_AHB_CLK>; + qcom,hdmi-tx-ddc-clk = <&tlmm_pinmux 70 + GPIO_ACTIVE_HIGH>; + qcom,hdmi-tx-ddc-data = <&tlmm_pinmux 71 + GPIO_ACTIVE_HIGH>; + qcom,hdmi-tx-hpd = <&tlmm_pinmux 72 + GPIO_ACTIVE_HIGH>; + core-vdda-supply = <&pm8921_hdmi_switch>; + hdmi-mux-supply = <&ext_3p3v>; + pinctrl-names = "default"; + pinctrl-0 = <&hdmi_pinctrl>; + }; + + gpu: qcom,adreno-3xx@4300000 { + compatible = "qcom,adreno-3xx"; + reg = <0x04300000 0x20000>; + reg-names = "kgsl_3d0_reg_memory"; + interrupts = ; + interrupt-names = "kgsl_3d0_irq"; + clock-names = + "core_clk", + "iface_clk", + "mem_clk", + "mem_iface_clk"; + clocks = + <&mmcc GFX3D_CLK>, + <&mmcc GFX3D_AHB_CLK>, + <&mmcc GFX3D_AXI_CLK>, + <&mmcc MMSS_IMEM_AHB_CLK>; + qcom,chipid = <0x03020002>; + qcom,gpu-pwrlevels { + compatible = "qcom,gpu-pwrlevels"; + qcom,gpu-pwrlevel@0 { + qcom,gpu-freq = <450000000>; + }; + qcom,gpu-pwrlevel@1 { + qcom,gpu-freq = <27000000>; + }; + }; + }; + + mdp: qcom,mdp@5100000 { + compatible = "qcom,mdp"; + reg = <0x05100000 0xf0000>; + interrupts = ; + connectors = <&hdmi>; + gpus = <&gpu>; + clock-names = + "core_clk", + "iface_clk", + "lut_clk", + "src_clk", + "hdmi_clk", + "mdp_clk", + "mdp_axi_clk"; + clocks = + <&mmcc MDP_CLK>, + <&mmcc MDP_AHB_CLK>, + <&mmcc MDP_LUT_CLK>, + <&mmcc TV_SRC>, + <&mmcc HDMI_TV_CLK>, + <&mmcc MDP_TV_CLK>, + <&mmcc MDP_AXI_CLK>; + }; }; };