From patchwork Wed Mar 25 20:25:33 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 46336 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f71.google.com (mail-wg0-f71.google.com [74.125.82.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id C8B6521584 for ; Wed, 25 Mar 2015 20:26:53 +0000 (UTC) Received: by wghr3 with SMTP id r3sf475287wgh.0 for ; Wed, 25 Mar 2015 13:26:53 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=yLDzGii/bR1P8+y58GqAs2JX3mZ7qFxQhNkPMvYuxUY=; b=g0ZqNmJSk1gndZ79RHsKUQYdIhMgHY5LTyiMiiwhH2QMtgdq+2rIiPREr2STz8s6ED kWufCzJRhmKIL/al0rT3X1zgqeGLLRnvLtoSfamhKO+2rk4JOTmlBI8zt3jPwvZCjY/G vAqjSMZPtJ8qpj9NmH72mBeiniHmOBwDy94D1ezxMzDJJtmnZQ7F/i6DvaA1TQ2eP6EK D3yuIG/vXSVsdqOo21Z3TbJPLEkjYwkv15uNTSZZurl0AMrT/xSPF9jGf7U5MXoOnX4k 3eOmij+IN9A1t+A3XgRv+dNh0Ai7IpAbpI3RQTdVjzSnriaF6TZAHHbG99TSWDndcAG2 Lexw== X-Gm-Message-State: ALoCoQnctnU5EiKsFBzwvCIPMmiA64UFmAxZ+7gwpPf7Spi7YFm/kAONR5ij/M8/bV/n/ILgYOBM X-Received: by 10.112.98.38 with SMTP id ef6mr2460140lbb.3.1427315213074; Wed, 25 Mar 2015 13:26:53 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.181.137 with SMTP id dw9ls143782lac.85.gmail; Wed, 25 Mar 2015 13:26:52 -0700 (PDT) X-Received: by 10.112.147.131 with SMTP id tk3mr9834862lbb.11.1427315212902; Wed, 25 Mar 2015 13:26:52 -0700 (PDT) Received: from mail-la0-f41.google.com (mail-la0-f41.google.com. [209.85.215.41]) by mx.google.com with ESMTPS id t5si2855664lbj.163.2015.03.25.13.26.52 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 25 Mar 2015 13:26:52 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) client-ip=209.85.215.41; Received: by lagg8 with SMTP id g8so29530946lag.1 for ; Wed, 25 Mar 2015 13:26:52 -0700 (PDT) X-Received: by 10.152.26.201 with SMTP id n9mr10018782lag.29.1427315212760; Wed, 25 Mar 2015 13:26:52 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.57.201 with SMTP id k9csp193088lbq; Wed, 25 Mar 2015 13:26:51 -0700 (PDT) X-Received: by 10.68.251.226 with SMTP id zn2mr20285862pbc.100.1427315183789; Wed, 25 Mar 2015 13:26:23 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id hd5si5095797pac.226.2015.03.25.13.26.23; Wed, 25 Mar 2015 13:26:23 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1752258AbbCYU0P (ORCPT + 5 others); Wed, 25 Mar 2015 16:26:15 -0400 Received: from mail-pd0-f171.google.com ([209.85.192.171]:36167 "EHLO mail-pd0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752141AbbCYU0N (ORCPT ); Wed, 25 Mar 2015 16:26:13 -0400 Received: by pdbcz9 with SMTP id cz9so39284922pdb.3 for ; Wed, 25 Mar 2015 13:26:13 -0700 (PDT) X-Received: by 10.68.222.231 with SMTP id qp7mr20085700pbc.7.1427315173452; Wed, 25 Mar 2015 13:26:13 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id nq8sm3333819pdb.37.2015.03.25.13.26.11 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 25 Mar 2015 13:26:12 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v18 08/11] ARM: dts: qcom: Add idle states device nodes for 8974/8074 Date: Wed, 25 Mar 2015 14:25:33 -0600 Message-Id: <1427315136-44321-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1427315136-44321-1-git-send-email-lina.iyer@linaro.org> References: <1427315136-44321-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8974/8074. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index ea8c214..f167bb5 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,16 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {