From patchwork Wed Mar 25 20:25:34 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 46337 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f198.google.com (mail-wi0-f198.google.com [209.85.212.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id D217821584 for ; Wed, 25 Mar 2015 20:26:56 +0000 (UTC) Received: by wibgr10 with SMTP id gr10sf1325803wib.2 for ; Wed, 25 Mar 2015 13:26:56 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=0SOjBQ0hpqvQcuOnGdMUHzwqZLT3cvYoTOPltqiiKUs=; b=nJZOOtZB3wwKbf8ECksY+aaYqLXYj20LyZaveDbbTgnu3r+tGhjmyGVs/sSdpexftf to6ZTpT8QKgdlRNIUgeuRovSBm8JejouN+qbxbgWeLQXNUNhSkPQSTmd/t5127sTqM7A xi73j+auVgbhr4G10nXQ92LuNmU5aa3rSICoM8wC6Q5yf0UcW+Xk/n6de1yV3bk4H6r5 ot2OR3EeukqBlxvvZcQpSLY1SOasvijhcWUsVXQsTI24Kf9bp85u6NFcvqCX98aRhK2u 0+VPFORUz2AA3B1wgVaxEGXI4z9ecns/K+DYGmI7pUpIv3sq0nfF2tQ95Lqylzmh9Pze 5D5A== X-Gm-Message-State: ALoCoQn2fLbjirB9/1kEerqumldYzeRT0jv3ZaeVlaBB4ubfWrV5tBTybSl81v6ctBJ5qsIF7DN2 X-Received: by 10.194.161.194 with SMTP id xu2mr2513348wjb.1.1427315216217; Wed, 25 Mar 2015 13:26:56 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.153.6.10 with SMTP id cq10ls156385lad.72.gmail; Wed, 25 Mar 2015 13:26:56 -0700 (PDT) X-Received: by 10.112.17.68 with SMTP id m4mr10178118lbd.50.1427315215994; Wed, 25 Mar 2015 13:26:55 -0700 (PDT) Received: from mail-la0-f43.google.com (mail-la0-f43.google.com. [209.85.215.43]) by mx.google.com with ESMTPS id y10si2882627lbo.69.2015.03.25.13.26.55 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 25 Mar 2015 13:26:55 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) client-ip=209.85.215.43; Received: by labe2 with SMTP id e2so29479979lab.3 for ; Wed, 25 Mar 2015 13:26:55 -0700 (PDT) X-Received: by 10.152.19.199 with SMTP id h7mr10543207lae.32.1427315215892; Wed, 25 Mar 2015 13:26:55 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.57.201 with SMTP id k9csp193109lbq; Wed, 25 Mar 2015 13:26:55 -0700 (PDT) X-Received: by 10.70.46.41 with SMTP id s9mr19995949pdm.37.1427315186343; Wed, 25 Mar 2015 13:26:26 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id hd5si5095797pac.226.2015.03.25.13.26.25; Wed, 25 Mar 2015 13:26:26 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753413AbbCYU0S (ORCPT + 5 others); Wed, 25 Mar 2015 16:26:18 -0400 Received: from mail-pd0-f169.google.com ([209.85.192.169]:34935 "EHLO mail-pd0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753406AbbCYU0Q (ORCPT ); Wed, 25 Mar 2015 16:26:16 -0400 Received: by pdbop1 with SMTP id op1so39313422pdb.2 for ; Wed, 25 Mar 2015 13:26:16 -0700 (PDT) X-Received: by 10.67.8.73 with SMTP id di9mr19911555pad.107.1427315176165; Wed, 25 Mar 2015 13:26:16 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id nq8sm3333819pdb.37.2015.03.25.13.26.13 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 25 Mar 2015 13:26:15 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v18 09/11] ARM: dts: qcom: Add idle states device nodes for 8084 Date: Wed, 25 Mar 2015 14:25:34 -0600 Message-Id: <1427315136-44321-10-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1427315136-44321-1-git-send-email-lina.iyer@linaro.org> References: <1427315136-44321-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.43 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8084. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8084.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 8fe89a1..52856f1 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,16 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {