From patchwork Fri Mar 20 20:21:15 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 46164 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f198.google.com (mail-wi0-f198.google.com [209.85.212.198]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 467F5214D0 for ; Fri, 20 Mar 2015 20:23:53 +0000 (UTC) Received: by widex7 with SMTP id ex7sf193602wid.2 for ; Fri, 20 Mar 2015 13:23:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=DpNJgDZ2ToPqH1/QDyO+BEuDn83N+Dw9U8eSVJGepOo=; b=Lzd+pzaJlczd/SaKpgFuibGPu3OdJ6TGcmT2f3swOdNHD8osc0GmH5rz7HV5zrOjH0 ZPVw/e5YeWx5nlqyjNy9av7xMkMQZGd2abu9jUtnW8rUvCXJNAeWRf8vCh4ZIkLvy1mO AK7S+kzy+e4EaQhsszdB9khGJPVzXV+VP6Lbst4S8FRLc9RAN3esXdFOvEW64abo/VaO CtxtNpHA3tOi6WhOJW+AXvbSWLVXXibeFvPh9nhMEJksohBaejXuYID+LZVimhq/uJzN MUoRfabCMkzs/bxRQxWbcKjtdGFVAvk+UMd+8x0Q30D8thMSs78uqFyfgj51GMMZwM1r BL9A== X-Gm-Message-State: ALoCoQntxTu5ce+6tH2wEh26BVQax7ErpiKmymTSPZ1SBYrc2VlXmDVMsF6dtDswYvhhcJg/IQ9s X-Received: by 10.112.98.38 with SMTP id ef6mr12531004lbb.3.1426883032403; Fri, 20 Mar 2015 13:23:52 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.180.75 with SMTP id dm11ls483710lac.70.gmail; Fri, 20 Mar 2015 13:23:52 -0700 (PDT) X-Received: by 10.112.183.134 with SMTP id em6mr63348937lbc.52.1426883032265; Fri, 20 Mar 2015 13:23:52 -0700 (PDT) Received: from mail-la0-f45.google.com (mail-la0-f45.google.com. [209.85.215.45]) by mx.google.com with ESMTPS id kx5si2215198lac.120.2015.03.20.13.23.52 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 20 Mar 2015 13:23:52 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) client-ip=209.85.215.45; Received: by lagg8 with SMTP id g8so95758951lag.1 for ; Fri, 20 Mar 2015 13:23:52 -0700 (PDT) X-Received: by 10.112.130.100 with SMTP id od4mr51740889lbb.86.1426883032179; Fri, 20 Mar 2015 13:23:52 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp268953lbj; Fri, 20 Mar 2015 13:23:51 -0700 (PDT) X-Received: by 10.66.139.135 with SMTP id qy7mr189807527pab.144.1426882728827; Fri, 20 Mar 2015 13:18:48 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id yo1si11295863pac.65.2015.03.20.13.18.48; Fri, 20 Mar 2015 13:18:48 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751380AbbCTUSh (ORCPT + 5 others); Fri, 20 Mar 2015 16:18:37 -0400 Received: from mail-pa0-f52.google.com ([209.85.220.52]:33396 "EHLO mail-pa0-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751378AbbCTUSg (ORCPT ); Fri, 20 Mar 2015 16:18:36 -0400 Received: by pabxg6 with SMTP id xg6so106128805pab.0 for ; Fri, 20 Mar 2015 13:18:35 -0700 (PDT) X-Received: by 10.70.53.226 with SMTP id e2mr191160199pdp.25.1426882715750; Fri, 20 Mar 2015 13:18:35 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id ji6sm9543280pac.30.2015.03.20.13.18.33 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 20 Mar 2015 13:18:35 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v17 08/10] ARM: dts: qcom: Add idle states device nodes for 8084 Date: Fri, 20 Mar 2015 14:21:15 -0600 Message-Id: <1426882877-33008-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1426882877-33008-1-git-send-email-lina.iyer@linaro.org> References: <1426882877-33008-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8084. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8084.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 71182bf..6126d47 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,16 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {