From patchwork Tue Mar 17 22:33:48 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 45912 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f200.google.com (mail-wi0-f200.google.com [209.85.212.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id C2F2221547 for ; Tue, 17 Mar 2015 22:35:38 +0000 (UTC) Received: by wivr20 with SMTP id r20sf4631219wiv.0 for ; Tue, 17 Mar 2015 15:35:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=8J0UHhQmbWheEBQLcLKd0agzgecdiI0oopycrt8f3Ow=; b=hszxXCEBTpqRrKxEg9mNWnSEE6oOO+RA8oe9GhgP0PBPF3V29YGheP7WK06CEAL9FS 8QfMrKerdw4RhDf2Ckt8l56++IaNxS7r56jobnakUfHRvLm8/74pyTaHbxbFfoQ/ak7O bVEt5liom6mn8Vgh9gMLVzJ0UTkQEuDU+/gBvLf2Guk6OAr1mq/R3jdWQxB9aapEPlzE vPbsipn7vv+wfWI61tFnoVERTUl+LKurp/B4LAJWBH5T0hSrTSzSIGDTwMliiHhX2ky3 nL7QX2cPz9I6VNwqLBM5eNmWaNVUiLiuBIu+nfmMoucfPgD6Lg4Owyqu6LzdU+jCXd/4 P7cg== X-Gm-Message-State: ALoCoQmY7YzhotygKb2F+7fu+w3igO8zRM2iEOk+sGJBiaA9lgOediy54mtf0dzwxfDDHA6yHHy7 X-Received: by 10.112.180.74 with SMTP id dm10mr2832122lbc.11.1426631738011; Tue, 17 Mar 2015 15:35:38 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.180.103.130 with SMTP id fw2ls187625wib.20.gmail; Tue, 17 Mar 2015 15:35:37 -0700 (PDT) X-Received: by 10.112.146.129 with SMTP id tc1mr39485238lbb.27.1426631737614; Tue, 17 Mar 2015 15:35:37 -0700 (PDT) Received: from mail-la0-f51.google.com (mail-la0-f51.google.com. [209.85.215.51]) by mx.google.com with ESMTPS id qq2si11560342lbb.0.2015.03.17.15.35.37 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 17 Mar 2015 15:35:37 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.51 as permitted sender) client-ip=209.85.215.51; Received: by ladw1 with SMTP id w1so21511871lad.0 for ; Tue, 17 Mar 2015 15:35:37 -0700 (PDT) X-Received: by 10.112.181.41 with SMTP id dt9mr63442914lbc.56.1426631737521; Tue, 17 Mar 2015 15:35:37 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp798075lbj; Tue, 17 Mar 2015 15:35:36 -0700 (PDT) X-Received: by 10.66.248.132 with SMTP id ym4mr102881984pac.147.1426631708079; Tue, 17 Mar 2015 15:35:08 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id f2si31927613pas.167.2015.03.17.15.35.07; Tue, 17 Mar 2015 15:35:08 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932483AbbCQWew (ORCPT + 5 others); Tue, 17 Mar 2015 18:34:52 -0400 Received: from mail-pd0-f178.google.com ([209.85.192.178]:35251 "EHLO mail-pd0-f178.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932750AbbCQWel (ORCPT ); Tue, 17 Mar 2015 18:34:41 -0400 Received: by pdbop1 with SMTP id op1so22464531pdb.2 for ; Tue, 17 Mar 2015 15:34:41 -0700 (PDT) X-Received: by 10.70.124.166 with SMTP id mj6mr144477815pdb.97.1426631680981; Tue, 17 Mar 2015 15:34:40 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id n10sm11749880pdk.68.2015.03.17.15.34.38 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 17 Mar 2015 15:34:40 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, agross@codeaurora.org, Lina Iyer Subject: [PATCH v16 08/11] ARM: dts: qcom: Add idle states device nodes for 8974/8074 Date: Tue, 17 Mar 2015 16:33:48 -0600 Message-Id: <1426631631-56937-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1426631631-56937-1-git-send-email-lina.iyer@linaro.org> References: <1426631631-56937-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.51 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8974/8074. Support Standalone power collapse (SPC) idle state (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 14 ++++++++++++++ 1 file changed, 14 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 5a41f44..1c28f0f 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,16 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {