From patchwork Mon Mar 9 15:16:40 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 45543 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id CD84B20285 for ; Mon, 9 Mar 2015 15:18:04 +0000 (UTC) Received: by widex7 with SMTP id ex7sf9319311wid.2 for ; Mon, 09 Mar 2015 08:18:04 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=ESqPwuTAetyho6KrjMhIVhPg724dEeYomRzchVTDzE4=; b=TpYrtVw77LdQFR7QWQUaJLWSa2d/VZgOC6Uggo8bwACDEPRKYIyNMvbS+EE/ue/uS4 hVFVQxOxd+tgZq0I94IuMw+t47XwPXYeNnpxheg8tFeR4jyi2BY2+/Hp5nXX0Y/K077l y8CIy0U7kQh1XLc4DAMEt+NG8jiHcOVWPwk88foJaChbTsF1zqdtguxIZzOxJ0Vy10o7 wcMUpWPGFS1OvUpTvWYGUEsh5bXIzvrbRfatRqIiNjy0WjgppX4S6eiTCgY/C/5VgWlh lkDIXki+3YZJOGQ31Du4SU9UoX2cfNp3QYUoB+cqyjLwFb8Z+T8nQU7s5SBHlMgce8Vm qUwQ== X-Gm-Message-State: ALoCoQmYT34Z9m2Yy0bsyg2rcSfq9MbovtTwlaFzpbH54Ur16qxyo8jzPq9am4YuShi18OTTHvkb X-Received: by 10.112.156.65 with SMTP id wc1mr4097514lbb.7.1425914284098; Mon, 09 Mar 2015 08:18:04 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.153.7.105 with SMTP id db9ls232916lad.87.gmail; Mon, 09 Mar 2015 08:18:03 -0700 (PDT) X-Received: by 10.112.173.41 with SMTP id bh9mr25876717lbc.107.1425914283962; Mon, 09 Mar 2015 08:18:03 -0700 (PDT) Received: from mail-la0-f41.google.com (mail-la0-f41.google.com. [209.85.215.41]) by mx.google.com with ESMTPS id w18si14377824laz.50.2015.03.09.08.18.03 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 09 Mar 2015 08:18:03 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) client-ip=209.85.215.41; Received: by labhs14 with SMTP id hs14so71636601lab.1 for ; Mon, 09 Mar 2015 08:18:03 -0700 (PDT) X-Received: by 10.112.130.100 with SMTP id od4mr3599486lbb.86.1425914283857; Mon, 09 Mar 2015 08:18:03 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp1547046lbj; Mon, 9 Mar 2015 08:18:02 -0700 (PDT) X-Received: by 10.70.20.164 with SMTP id o4mr54405971pde.106.1425914259085; Mon, 09 Mar 2015 08:17:39 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8si31186330pde.58.2015.03.09.08.17.38; Mon, 09 Mar 2015 08:17:39 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754719AbbCIPRa (ORCPT + 5 others); Mon, 9 Mar 2015 11:17:30 -0400 Received: from mail-pa0-f47.google.com ([209.85.220.47]:44009 "EHLO mail-pa0-f47.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754337AbbCIPR1 (ORCPT ); Mon, 9 Mar 2015 11:17:27 -0400 Received: by pablj1 with SMTP id lj1so64206532pab.10 for ; Mon, 09 Mar 2015 08:17:27 -0700 (PDT) X-Received: by 10.66.119.238 with SMTP id kx14mr54977095pab.2.1425914247012; Mon, 09 Mar 2015 08:17:27 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id pm9sm6639462pdb.59.2015.03.09.08.17.25 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 09 Mar 2015 08:17:26 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v15 05/11] ARM: dts: qcom: Add power-controller device node for 8074 Krait CPUs Date: Mon, 9 Mar 2015 09:16:40 -0600 Message-Id: <1425914206-22295-6-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1425914206-22295-1-git-send-email-lina.iyer@linaro.org> References: <1425914206-22295-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Each Krait CPU in the QCOM 8074/8974 SoC has an SAW power controller to regulate the power to the cpu and aide the core in entering idle states. Reference the SAW instance and associate the instance with the CPU core. Cc: Kumar Gala Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-msm8974.dtsi | 26 +++++++++++++++++++++++++- 1 file changed, 25 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index e265ec1..5a41f44 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -21,6 +21,7 @@ reg = <0>; next-level-cache = <&L2>; qcom,acc = <&acc0>; + qcom,saw = <&saw0>; }; cpu@1 { @@ -30,6 +31,7 @@ reg = <1>; next-level-cache = <&L2>; qcom,acc = <&acc1>; + qcom,saw = <&saw1>; }; cpu@2 { @@ -39,6 +41,7 @@ reg = <2>; next-level-cache = <&L2>; qcom,acc = <&acc2>; + qcom,saw = <&saw2>; }; cpu@3 { @@ -48,6 +51,7 @@ reg = <3>; next-level-cache = <&L2>; qcom,acc = <&acc3>; + qcom,saw = <&saw3>; }; L2: l2-cache { @@ -144,7 +148,27 @@ }; }; - saw_l2: regulator@f9012000 { + saw0: power-controller@f9089000 { + compatible = "qcom,msm8974-saw2-v2.1-cpu"; + reg = <0xf9089000 0x1000>, <0xf9009000 0x1000>; + }; + + saw1: power-controller@f9099000 { + compatible = "qcom,msm8974-saw2-v2.1-cpu"; + reg = <0xf9099000 0x1000>, <0xf9009000 0x1000>; + }; + + saw2: power-controller@f90a9000 { + compatible = "qcom,msm8974-saw2-v2.1-cpu"; + reg = <0xf90a9000 0x1000>, <0xf9009000 0x1000>; + }; + + saw3: power-controller@f90b9000 { + compatible = "qcom,msm8974-saw2-v2.1-cpu"; + reg = <0xf90b9000 0x1000>, <0xf9009000 0x1000>; + }; + + saw_l2: power-controller@f9012000 { compatible = "qcom,saw2"; reg = <0xf9012000 0x1000>; regulator;