From patchwork Mon Mar 9 15:16:44 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 45548 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1B68C20285 for ; Mon, 9 Mar 2015 15:18:34 +0000 (UTC) Received: by lamq1 with SMTP id q1sf5734803lam.3 for ; Mon, 09 Mar 2015 08:18:33 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=tvr4K5Et4Px6wyhNXbCOZjIKw3pkeSS5pHLKmntowZE=; b=cS61/OQJAHveDWt6W4QBXHRA0OnPHN4/5NymiyzMjkSrnizVRU6oUYwM5MxtatnW0Q FekDjyMcIh7MTCek3HNCCD8wcYT3MXGgoDFsOW1DfdnKgASjgwceiSR6yJyYBrtUq984 dw5wW+7jRNoSjqkIr9InYRMCYt6tv8o6mBUYewumbyabrclVoaieAUSj3BGcVpwmOOEc 2BQun6vlrkz+roTXlMK/6HLxgBZ5RcfO7WnlQwEOjo3Jb2f5eOtU1OlmyHUcsHq3DXaR kUWSLZKcXNtiqOqM/lj2aJhWMnnqJ4+exq52SIrD8cJe6RxEyS2w8Wmad7EuAMkzs2h3 Zjlg== X-Gm-Message-State: ALoCoQlGgg4gdBjh0nhzWTI2pWXvvcW7DXO4PARBMD0NXimdikgIfuNbY0ZtBReXM1J6Shh8JlP/ X-Received: by 10.194.221.65 with SMTP id qc1mr4026985wjc.7.1425914313100; Mon, 09 Mar 2015 08:18:33 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.19.234 with SMTP id i10ls299613lae.103.gmail; Mon, 09 Mar 2015 08:18:32 -0700 (PDT) X-Received: by 10.112.8.68 with SMTP id p4mr25756861lba.37.1425914312917; Mon, 09 Mar 2015 08:18:32 -0700 (PDT) Received: from mail-la0-f52.google.com (mail-la0-f52.google.com. [209.85.215.52]) by mx.google.com with ESMTPS id qk1si14565915lbb.60.2015.03.09.08.18.32 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 09 Mar 2015 08:18:32 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) client-ip=209.85.215.52; Received: by labgf13 with SMTP id gf13so47109579lab.10 for ; Mon, 09 Mar 2015 08:18:32 -0700 (PDT) X-Received: by 10.112.8.101 with SMTP id q5mr20491346lba.19.1425914312820; Mon, 09 Mar 2015 08:18:32 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp1547363lbj; Mon, 9 Mar 2015 08:18:31 -0700 (PDT) X-Received: by 10.70.42.70 with SMTP id m6mr55418629pdl.19.1425914280941; Mon, 09 Mar 2015 08:18:00 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w8si31186330pde.58.2015.03.09.08.17.59; Mon, 09 Mar 2015 08:18:00 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754133AbbCIPRi (ORCPT + 5 others); Mon, 9 Mar 2015 11:17:38 -0400 Received: from mail-pd0-f176.google.com ([209.85.192.176]:45223 "EHLO mail-pd0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754196AbbCIPRe (ORCPT ); Mon, 9 Mar 2015 11:17:34 -0400 Received: by pdjy10 with SMTP id y10so25799626pdj.12 for ; Mon, 09 Mar 2015 08:17:34 -0700 (PDT) X-Received: by 10.70.133.130 with SMTP id pc2mr53604304pdb.99.1425914254070; Mon, 09 Mar 2015 08:17:34 -0700 (PDT) Received: from ubuntu.localdomain (i-global254.qualcomm.com. [199.106.103.254]) by mx.google.com with ESMTPSA id pm9sm6639462pdb.59.2015.03.09.08.17.32 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 09 Mar 2015 08:17:33 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v15 09/11] ARM: dts: qcom: Add idle states device nodes for 8084 Date: Mon, 9 Mar 2015 09:16:44 -0600 Message-Id: <1425914206-22295-10-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1425914206-22295-1-git-send-email-lina.iyer@linaro.org> References: <1425914206-22295-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8084. Support standby and standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Cc: Kumar Gala Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-apq8084.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 71182bf..a3c24ff 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,24 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", + "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {