From patchwork Tue Dec 2 17:39:18 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41824 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f197.google.com (mail-lb0-f197.google.com [209.85.217.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id B3E2725E66 for ; Tue, 2 Dec 2014 17:41:08 +0000 (UTC) Received: by mail-lb0-f197.google.com with SMTP id n15sf8454828lbi.8 for ; Tue, 02 Dec 2014 09:41:07 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=NpFjgDUr+oxwxD9o3xcQ1V/dTt+JsmaGokltR4OmWRc=; b=lzowDyKpJn2eljJgjVYa0BHRavTprCeN6oxuQmgnphJTD9DR+3rhnyGlE4zvVz5M1a /CzoSakfqpLSifZg+r/u5OdBR3AtI0z69NHU88TacPuOFFcaIpAohSMbS5FFX14lX815 01lJMZ0ltbuH6iMHoNingJ9pRatEHYFonALONrQqHRi23+LVK/n+s0n/54aRgcCaSBru jMPIRaL7uTgtGKx/QrqiqW3C3EAl/GpGoOyr9YN8l1NSBICPV8NZyuBwOYTOVJxEXBpa JdQmP4uWv2/fCiWjL9GoWxfDH95oSZgOX9nw+ihdcSfAOBntx344TdC+Pg0j3KX3J3kc VfMg== X-Gm-Message-State: ALoCoQkLZPySIWytQdDk/VdU+w1HAY+delFmLB9kBC0VRjioUMLUBs2JQGc1nzACjNp2y33StW4q X-Received: by 10.194.104.227 with SMTP id gh3mr15880wjb.7.1417542067697; Tue, 02 Dec 2014 09:41:07 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.153.7.132 with SMTP id dc4ls53063lad.97.gmail; Tue, 02 Dec 2014 09:41:07 -0800 (PST) X-Received: by 10.153.8.137 with SMTP id dk9mr433505lad.82.1417542067410; Tue, 02 Dec 2014 09:41:07 -0800 (PST) Received: from mail-la0-f50.google.com (mail-la0-f50.google.com. [209.85.215.50]) by mx.google.com with ESMTPS id ao10si20929792lac.113.2014.12.02.09.41.07 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 02 Dec 2014 09:41:07 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) client-ip=209.85.215.50; Received: by mail-la0-f50.google.com with SMTP id pn19so10232460lab.23 for ; Tue, 02 Dec 2014 09:41:07 -0800 (PST) X-Received: by 10.153.7.170 with SMTP id dd10mr457587lad.44.1417542067333; Tue, 02 Dec 2014 09:41:07 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp528126lbc; Tue, 2 Dec 2014 09:41:06 -0800 (PST) X-Received: by 10.70.23.133 with SMTP id m5mr305498pdf.131.1417542052495; Tue, 02 Dec 2014 09:40:52 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id hb6si949974pbc.194.2014.12.02.09.40.51 for ; Tue, 02 Dec 2014 09:40:52 -0800 (PST) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754549AbaLBRkt (ORCPT + 5 others); Tue, 2 Dec 2014 12:40:49 -0500 Received: from mail-pd0-f169.google.com ([209.85.192.169]:64880 "EHLO mail-pd0-f169.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754542AbaLBRkr (ORCPT ); Tue, 2 Dec 2014 12:40:47 -0500 Received: by mail-pd0-f169.google.com with SMTP id fp1so13549791pdb.0 for ; Tue, 02 Dec 2014 09:40:47 -0800 (PST) X-Received: by 10.66.219.70 with SMTP id pm6mr726196pac.126.1417542047372; Tue, 02 Dec 2014 09:40:47 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id q3sm20928900pdn.23.2014.12.02.09.40.45 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Dec 2014 09:40:46 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v14 10/10] arm: dts: qcom: Add idle state device nodes for 8064 Date: Tue, 2 Dec 2014 10:39:18 -0700 Message-Id: <1417541958-56907-11-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417541958-56907-1-git-send-email-lina.iyer@linaro.org> References: <1417541958-56907-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle state device bindings for cpuidle support for APQ 8064. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-apq8064.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 9fd24bc..08893fd 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -23,6 +23,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -33,6 +34,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -43,6 +45,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -53,12 +56,31 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { compatible = "cache"; cache-level = <2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", + "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <400>; + exit-latency-us = <900>; + min-residency-us = <3000>; + }; + }; }; cpu-pmu {