From patchwork Tue Dec 2 17:39:17 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41825 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f200.google.com (mail-lb0-f200.google.com [209.85.217.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3291320672 for ; Tue, 2 Dec 2014 17:41:10 +0000 (UTC) Received: by mail-lb0-f200.google.com with SMTP id f15sf8590086lbj.7 for ; Tue, 02 Dec 2014 09:41:09 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=fRA7Sa1gG90R8nXjGa0OBJpSJkt+qH1PcHskFQrYF8w=; b=HWfFI4nGYQcYdNt0rdNtFg9aswP3Wj5mNVgOb6Tih8SA+BY7KmSbcRiMG3POZSSXpB r23U80JAnKYbbXBwbpm+VzryQn3ERYwVQs1OO1b5ZnIfaLOG6NjJTgEJTvaVOeXIjFHc i6o8zG7salWSdIwJybUAXqOHbWInZV2Xossyx6cB6gjm72iCfpHziErM3opq1tehYSOf 3qAOuYarA+5UEVGGOJYHCxBxef5248DXV76fdgPu+i/hbe6ohvZWUxsuAv/llMbs8IBI 6y00n5V9xY051BDaprF28g5kS5KXocvI1TnpVuqmMHUVai3gH/Bb5rAEx7OoOjuVfR6N YdYw== X-Gm-Message-State: ALoCoQmVcdm3aGTT/Ql9x30v8xCVxII4Wr9X08ZuMyCSPaFX5j8X+qXAlMmHJXpC9bqioBOxqBWy X-Received: by 10.112.140.137 with SMTP id rg9mr7640lbb.24.1417542069234; Tue, 02 Dec 2014 09:41:09 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.153.11.131 with SMTP id ei3ls51852lad.106.gmail; Tue, 02 Dec 2014 09:41:09 -0800 (PST) X-Received: by 10.152.19.167 with SMTP id g7mr448647lae.62.1417542069092; Tue, 02 Dec 2014 09:41:09 -0800 (PST) Received: from mail-lb0-f169.google.com (mail-lb0-f169.google.com. [209.85.217.169]) by mx.google.com with ESMTPS id jh3si19907688lbc.5.2014.12.02.09.41.09 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 02 Dec 2014 09:41:09 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) client-ip=209.85.217.169; Received: by mail-lb0-f169.google.com with SMTP id p9so10996468lbv.28 for ; Tue, 02 Dec 2014 09:41:09 -0800 (PST) X-Received: by 10.112.52.37 with SMTP id q5mr464595lbo.32.1417542068978; Tue, 02 Dec 2014 09:41:08 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp528132lbc; Tue, 2 Dec 2014 09:41:07 -0800 (PST) X-Received: by 10.68.221.162 with SMTP id qf2mr7855683pbc.148.1417542053228; Tue, 02 Dec 2014 09:40:53 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id hb6si949974pbc.194.2014.12.02.09.40.52 for ; Tue, 02 Dec 2014 09:40:53 -0800 (PST) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1754223AbaLBRkr (ORCPT + 5 others); Tue, 2 Dec 2014 12:40:47 -0500 Received: from mail-pa0-f52.google.com ([209.85.220.52]:53056 "EHLO mail-pa0-f52.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754350AbaLBRkq (ORCPT ); Tue, 2 Dec 2014 12:40:46 -0500 Received: by mail-pa0-f52.google.com with SMTP id eu11so13913164pac.39 for ; Tue, 02 Dec 2014 09:40:45 -0800 (PST) X-Received: by 10.70.55.163 with SMTP id t3mr982547pdp.8.1417542045188; Tue, 02 Dec 2014 09:40:45 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id q3sm20928900pdn.23.2014.12.02.09.40.43 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 02 Dec 2014 09:40:44 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v14 09/10] arm: dts: qcom: Add idle states device nodes for 8084 Date: Tue, 2 Dec 2014 10:39:17 -0700 Message-Id: <1417541958-56907-10-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417541958-56907-1-git-send-email-lina.iyer@linaro.org> References: <1417541958-56907-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.169 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8084. Support standby and standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-apq8084.dtsi | 22 ++++++++++++++++++++++ 1 file changed, 22 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 71182bf..a3c24ff 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,24 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", + "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", + "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {