From patchwork Thu Nov 27 00:13:13 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41582 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id AA62825E74 for ; Thu, 27 Nov 2014 00:14:07 +0000 (UTC) Received: by mail-la0-f71.google.com with SMTP id s18sf2397782lam.10 for ; Wed, 26 Nov 2014 16:14:06 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=cF9U+Eek6kuiRO+nJ+tCJMA0Ytn1CObpZfXyqL8WOv0=; b=Irpb8KZ1aCxPpV9v80RX1wk9Na+hqU6ZQIU09ZoExKyalQho7GVUrMgR5Q9vxIQjlX OgdrKbz1IVSlx3dklKGN1MACcLjSpGZH+c63KjOVDp9hRkA9b6A6BC9kjc7RQrhcON+i 54k2mpCN8LY8TOlujq1JGVzVMKdPrN/vU6D3DXuInJt7Ni65m7HwIF6kBWsO3doLLpsH CdKPArxUc53pOztoeNxSgjw1dHq7DWBkSbmH9x266htDM00M0wfY/IIuuFJ8eqBy/bVi 9Se4/tSyLQEs2/SWyFjb9zA82K+AnvqBpHbPIVTswWA6GMRrFE1AgCqJk6SBmTAU1CTt OWvg== X-Gm-Message-State: ALoCoQk0FdXQvhZFXlG7BszksfA15hSDmiSqIEsyvM0nHMllx9BenLU6D7Lqh+GDEbKuAQUVp7b1 X-Received: by 10.180.8.9 with SMTP id n9mr7715527wia.6.1417047246673; Wed, 26 Nov 2014 16:14:06 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.120.4 with SMTP id ky4ls789809lab.23.gmail; Wed, 26 Nov 2014 16:14:06 -0800 (PST) X-Received: by 10.112.27.133 with SMTP id t5mr32801499lbg.45.1417047246023; Wed, 26 Nov 2014 16:14:06 -0800 (PST) Received: from mail-lb0-f177.google.com (mail-lb0-f177.google.com. [209.85.217.177]) by mx.google.com with ESMTPS id lj3si5727362lab.95.2014.11.26.16.14.06 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 26 Nov 2014 16:14:06 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) client-ip=209.85.217.177; Received: by mail-lb0-f177.google.com with SMTP id 10so3217554lbg.8 for ; Wed, 26 Nov 2014 16:14:05 -0800 (PST) X-Received: by 10.152.9.7 with SMTP id v7mr36497076laa.40.1417047245946; Wed, 26 Nov 2014 16:14:05 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp722267lbc; Wed, 26 Nov 2014 16:14:05 -0800 (PST) X-Received: by 10.66.66.135 with SMTP id f7mr56873032pat.81.1417047232548; Wed, 26 Nov 2014 16:13:52 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rb4si9151119pab.48.2014.11.26.16.13.51 for ; Wed, 26 Nov 2014 16:13:52 -0800 (PST) Received-SPF: none (google.com: linux-pm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753532AbaK0ANr (ORCPT + 12 others); Wed, 26 Nov 2014 19:13:47 -0500 Received: from mail-pa0-f51.google.com ([209.85.220.51]:52509 "EHLO mail-pa0-f51.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753460AbaK0ANq (ORCPT ); Wed, 26 Nov 2014 19:13:46 -0500 Received: by mail-pa0-f51.google.com with SMTP id ey11so3872894pad.10 for ; Wed, 26 Nov 2014 16:13:46 -0800 (PST) X-Received: by 10.68.57.144 with SMTP id i16mr57618581pbq.86.1417047226305; Wed, 26 Nov 2014 16:13:46 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id yb8sm5403070pab.7.2014.11.26.16.13.44 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 26 Nov 2014 16:13:45 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v12 08/10] arm: dts: qcom: Add idle states device nodes for 8074 Date: Wed, 26 Nov 2014 17:13:13 -0700 Message-Id: <1417047195-18978-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417047195-18978-1-git-send-email-lina.iyer@linaro.org> References: <1417047195-18978-1-git-send-email-lina.iyer@linaro.org> Sender: linux-pm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.177 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8074/8974. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-msm8974.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 5a41f44..6942b46 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {