From patchwork Thu Nov 27 00:13:15 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41584 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f70.google.com (mail-ee0-f70.google.com [74.125.83.70]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 7D62925E74 for ; Thu, 27 Nov 2014 00:14:13 +0000 (UTC) Received: by mail-ee0-f70.google.com with SMTP id b57sf2550545eek.5 for ; Wed, 26 Nov 2014 16:14:12 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=I850+dyezb4iGvOkeHKUKariL9Z65acwl1IT8YbvwIY=; b=bdMBhxnSmUHMYULJBfPcKi1N29wyJFT+fP+zKHEK2p66OG2Nm9QDl9U8jPC7tSLUSr cufIcVnLJAmbwgIfcj7tqCth8aFmKtFW+5QngwlyU0EZdiIGq2bgKbTzCWWPvop1A4Ai iKYCT7brTbQ95y8q00M/zrq9qCRy1LjYJU/yPR7OQ/Kt5gymsgSPKYa6NP8lJJ5ZF0Hg FiaBNVPg1emvrTkIxNcNlyCRbkjVU23YB/H1FU9ITmboTUC0eSp/FMx3AdxHeIRFEpt3 UyQLEwxsPBQw9JPDuPSRYEWx/E0S9K+waLfMUZi9B76BygtCN/+KRpgt7mbSi8EvzIfb aocQ== X-Gm-Message-State: ALoCoQl3imlcIwYTvCnM2Ieldm8+9F7sD1t2ymnxsz6eAG+y7ce1/DkEFJBALkIp5LzdhYfk11HV X-Received: by 10.180.94.3 with SMTP id cy3mr7703581wib.7.1417047252762; Wed, 26 Nov 2014 16:14:12 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.50 with SMTP id u18ls107426laz.96.gmail; Wed, 26 Nov 2014 16:14:12 -0800 (PST) X-Received: by 10.112.171.199 with SMTP id aw7mr18832690lbc.40.1417047252538; Wed, 26 Nov 2014 16:14:12 -0800 (PST) Received: from mail-la0-f50.google.com (mail-la0-f50.google.com. [209.85.215.50]) by mx.google.com with ESMTPS id d3si5795503lbc.14.2014.11.26.16.14.12 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 26 Nov 2014 16:14:12 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) client-ip=209.85.215.50; Received: by mail-la0-f50.google.com with SMTP id pn19so2617763lab.9 for ; Wed, 26 Nov 2014 16:14:12 -0800 (PST) X-Received: by 10.152.87.100 with SMTP id w4mr35780432laz.27.1417047252450; Wed, 26 Nov 2014 16:14:12 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp722288lbc; Wed, 26 Nov 2014 16:14:11 -0800 (PST) X-Received: by 10.68.57.196 with SMTP id k4mr38617087pbq.76.1417047236738; Wed, 26 Nov 2014 16:13:56 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rb4si9151119pab.48.2014.11.26.16.13.56 for ; Wed, 26 Nov 2014 16:13:56 -0800 (PST) Received-SPF: none (google.com: linux-pm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753647AbaK0ANv (ORCPT + 12 others); Wed, 26 Nov 2014 19:13:51 -0500 Received: from mail-pd0-f176.google.com ([209.85.192.176]:52792 "EHLO mail-pd0-f176.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753573AbaK0ANu (ORCPT ); Wed, 26 Nov 2014 19:13:50 -0500 Received: by mail-pd0-f176.google.com with SMTP id y10so3759818pdj.21 for ; Wed, 26 Nov 2014 16:13:50 -0800 (PST) X-Received: by 10.70.135.41 with SMTP id pp9mr58366203pdb.77.1417047230346; Wed, 26 Nov 2014 16:13:50 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id yb8sm5403070pab.7.2014.11.26.16.13.48 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 26 Nov 2014 16:13:49 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v12 10/10] arm: dts: qcom: Add idle state device nodes for 8064 Date: Wed, 26 Nov 2014 17:13:15 -0700 Message-Id: <1417047195-18978-11-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417047195-18978-1-git-send-email-lina.iyer@linaro.org> References: <1417047195-18978-1-git-send-email-lina.iyer@linaro.org> Sender: linux-pm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-pm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.50 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle state device bindings for cpuidle support for APQ 8064. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-apq8064.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8064.dtsi b/arch/arm/boot/dts/qcom-apq8064.dtsi index 9fd24bc..ab21dba 100644 --- a/arch/arm/boot/dts/qcom-apq8064.dtsi +++ b/arch/arm/boot/dts/qcom-apq8064.dtsi @@ -23,6 +23,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -33,6 +34,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -43,6 +45,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -53,12 +56,29 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { compatible = "cache"; cache-level = <2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <400>; + exit-latency-us = <900>; + min-residency-us = <3000>; + }; + }; }; cpu-pmu {