From patchwork Wed Nov 26 22:28:28 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41572 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ee0-f72.google.com (mail-ee0-f72.google.com [74.125.83.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2E0BD25E18 for ; Wed, 26 Nov 2014 22:29:19 +0000 (UTC) Received: by mail-ee0-f72.google.com with SMTP id e53sf2493989eek.7 for ; Wed, 26 Nov 2014 14:29:18 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=rCfMKGqsQEZYdKTnNgwuJ1MPw1iSahfivJgACLEAg7s=; b=HLmjUoyMIMzAc9V7duuLA6K+/Hs+Oj0J/TWVzoAZNr3UQZXGLfJtZb2DlAVeNHbCKC wfuPgqAhlrdd+RWdMINAmeiJrm595L49vqlbzzVRw2j98QtbczjSQT1Sn+W6+o/2WYBE 71/xm1Mub+c2av2HDgZagLW6B4ClwHHv37dUhhqMLzySPVNsUYj2N+XoVqDNqOyTDwHE UXhHUs25yp2F6GMdx5tfk1P0DsfSVzH1G9/jdwYiMvwH3Xq3HuZiHt8KrBHOE+522Ghp PDUxpVgpffphPsMyb4uui1+51lYhGRB9y7tLwwn/iKphYzoHc4DiqxzRM4b7uEkzDyTr DgkQ== X-Gm-Message-State: ALoCoQl0HXhOiTuCSHfVM+boy+Z2/wcdq8u2pdX7tdBOATRTI2SGcezMclscV3Osmvf6LoEKQir0 X-Received: by 10.112.169.101 with SMTP id ad5mr2092430lbc.1.1417040958355; Wed, 26 Nov 2014 14:29:18 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.5.72 with SMTP id q8ls630401laq.98.gmail; Wed, 26 Nov 2014 14:29:17 -0800 (PST) X-Received: by 10.112.150.136 with SMTP id ui8mr36143065lbb.60.1417040957740; Wed, 26 Nov 2014 14:29:17 -0800 (PST) Received: from mail-lb0-f173.google.com (mail-lb0-f173.google.com. [209.85.217.173]) by mx.google.com with ESMTPS id jj7si5597161lbc.65.2014.11.26.14.29.17 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 26 Nov 2014 14:29:17 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.173 as permitted sender) client-ip=209.85.217.173; Received: by mail-lb0-f173.google.com with SMTP id z12so3205502lbi.32 for ; Wed, 26 Nov 2014 14:29:17 -0800 (PST) X-Received: by 10.112.38.4 with SMTP id c4mr20402300lbk.46.1417040957658; Wed, 26 Nov 2014 14:29:17 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp708886lbc; Wed, 26 Nov 2014 14:29:16 -0800 (PST) X-Received: by 10.68.130.136 with SMTP id oe8mr55962600pbb.121.1417040945070; Wed, 26 Nov 2014 14:29:05 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ae10si8754961pbd.132.2014.11.26.14.29.04 for ; Wed, 26 Nov 2014 14:29:05 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753219AbaKZW3C (ORCPT + 4 others); Wed, 26 Nov 2014 17:29:02 -0500 Received: from mail-pa0-f43.google.com ([209.85.220.43]:36036 "EHLO mail-pa0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753206AbaKZW3B (ORCPT ); Wed, 26 Nov 2014 17:29:01 -0500 Received: by mail-pa0-f43.google.com with SMTP id kx10so3694109pab.16 for ; Wed, 26 Nov 2014 14:29:00 -0800 (PST) X-Received: by 10.70.89.42 with SMTP id bl10mr57277006pdb.18.1417040940735; Wed, 26 Nov 2014 14:29:00 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id xd3sm5219025pbc.54.2014.11.26.14.28.58 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 26 Nov 2014 14:29:00 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH 08/10] arm: dts: qcom: Add idle states device nodes for 8074 Date: Wed, 26 Nov 2014 15:28:28 -0700 Message-Id: <1417040910-43290-9-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417040910-43290-1-git-send-email-lina.iyer@linaro.org> References: <1417040910-43290-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.173 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8074/8974. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-msm8974.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 5a41f44..6942b46 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {