From patchwork Wed Nov 26 22:28:29 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 41573 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f69.google.com (mail-wg0-f69.google.com [74.125.82.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3A2BC25E18 for ; Wed, 26 Nov 2014 22:29:21 +0000 (UTC) Received: by mail-wg0-f69.google.com with SMTP id k14sf2335376wgh.0 for ; Wed, 26 Nov 2014 14:29:20 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=V0To2/w8Rsi64uj79U65f0qjnbfDQwDZV70wpUGoJ4Y=; b=FVzdh9uqbAWoHsJGXbuX6pvRTi4PXHqwbF8jim5iMFi7ANC+Sj/yThU9yDon0XcWRJ 1zs1tUsaNj1qAMko+zfQVJP0YJJIMsgLfUSFMq8JcFDW93DKvSxmnV4fc/r0Rp9MHN9t nafgquY70+Wrk+1GBnRWGkwpwqMAOVBsLwM/svOJt97I0YMf6EY/lJFlRxtODbfujmac 1HtfkSV9NNBtXuZYoejJNG1gnxGTCeUofx9vSkAAUshGiYUndXz6K0AnSqdUjcUiV/lJ LGSBNf8olLV496aothwMknD9rOUMedGnZmkyJA5A4PjszvTqnq9HiT7faV+AoC8dCHb+ gzHg== X-Gm-Message-State: ALoCoQkGoUh3w3Nmt76mw9FoeUUlEf54JKJM4nf9rvlKD5oX2JUnSC0j4yIfy0syE9QRcKoR1NX0 X-Received: by 10.112.201.169 with SMTP id kb9mr19692lbc.20.1417040960469; Wed, 26 Nov 2014 14:29:20 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.176 with SMTP id az16ls620614lab.87.gmail; Wed, 26 Nov 2014 14:29:19 -0800 (PST) X-Received: by 10.112.189.10 with SMTP id ge10mr35641336lbc.23.1417040959882; Wed, 26 Nov 2014 14:29:19 -0800 (PST) Received: from mail-la0-f45.google.com (mail-la0-f45.google.com. [209.85.215.45]) by mx.google.com with ESMTPS id k3si5629903lbd.26.2014.11.26.14.29.19 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 26 Nov 2014 14:29:19 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) client-ip=209.85.215.45; Received: by mail-la0-f45.google.com with SMTP id gq15so3232401lab.4 for ; Wed, 26 Nov 2014 14:29:19 -0800 (PST) X-Received: by 10.112.138.137 with SMTP id qq9mr35933587lbb.80.1417040959803; Wed, 26 Nov 2014 14:29:19 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp708890lbc; Wed, 26 Nov 2014 14:29:19 -0800 (PST) X-Received: by 10.68.211.193 with SMTP id ne1mr57244214pbc.49.1417040946769; Wed, 26 Nov 2014 14:29:06 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id ae10si8754961pbd.132.2014.11.26.14.29.06 for ; Wed, 26 Nov 2014 14:29:06 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753240AbaKZW3D (ORCPT + 4 others); Wed, 26 Nov 2014 17:29:03 -0500 Received: from mail-pd0-f170.google.com ([209.85.192.170]:44431 "EHLO mail-pd0-f170.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753206AbaKZW3D (ORCPT ); Wed, 26 Nov 2014 17:29:03 -0500 Received: by mail-pd0-f170.google.com with SMTP id fp1so3618155pdb.15 for ; Wed, 26 Nov 2014 14:29:02 -0800 (PST) X-Received: by 10.68.65.112 with SMTP id w16mr57463388pbs.114.1417040942731; Wed, 26 Nov 2014 14:29:02 -0800 (PST) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id xd3sm5219025pbc.54.2014.11.26.14.29.00 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 26 Nov 2014 14:29:02 -0800 (PST) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH 09/10] arm: dts: qcom: Add idle states device nodes for 8084 Date: Wed, 26 Nov 2014 15:28:29 -0700 Message-Id: <1417040910-43290-10-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 2.1.0 In-Reply-To: <1417040910-43290-1-git-send-email-lina.iyer@linaro.org> References: <1417040910-43290-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.45 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add ARM common idle states device bindings for cpuidle support for APQ 8084. Support standby and standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer Reviewed-by: Stephen Boyd --- arch/arm/boot/dts/qcom-apq8084.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 71182bf..7172edf 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {