From patchwork Tue Oct 7 21:41:45 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 38441 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2B59F2057C for ; Tue, 7 Oct 2014 21:42:21 +0000 (UTC) Received: by mail-la0-f71.google.com with SMTP id gi9sf4583544lab.6 for ; Tue, 07 Oct 2014 14:42:20 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=zJk+2uTM98toQJvd6TT1t+tAd9iOyhosshCYrBwnbsM=; b=LrxzX3jaVMK4pB3ysAT0Wn46+/IjCt8NuHI9K441dnp7tDPXxfUJnjAM4wWvHllIUI S5plLpsubGE4TdBqVDpTwSs87q5+LwH9pQyBkUul13Itew5NDCsU/U/cSHpwSqScZIXH P9lhfW2nTQFQkH5CQ8GSqFkfqvXg1isgMIkCeG5RM13QWK1f+by0ahwGIQuZhu+QPf2P G/dR8JDGfwy2c6h8NwiwVkOj/z6hGP02hp6ThO4FXfKqeewVW4zs3cuupQZ3mWJYgbdr Ahc237xVqsGGHW5XFmWzXPHIEk36eWtNNBz4lf4qLPS50QJ/BRowub2hxGVpfNhQOjZd c41g== X-Gm-Message-State: ALoCoQkHJ+u+QlIzhLv6ISKHSs21dUpHpr/mnuUIWWUTYDgIzl13sucFVpRXNieJm4JFl2Fbsb6Q X-Received: by 10.194.87.35 with SMTP id u3mr957089wjz.3.1412718139969; Tue, 07 Oct 2014 14:42:19 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.4 with SMTP id t4ls160406laz.33.gmail; Tue, 07 Oct 2014 14:42:19 -0700 (PDT) X-Received: by 10.152.36.130 with SMTP id q2mr92224laj.42.1412718139716; Tue, 07 Oct 2014 14:42:19 -0700 (PDT) Received: from mail-lb0-f172.google.com (mail-lb0-f172.google.com [209.85.217.172]) by mx.google.com with ESMTPS id da5si23331072lad.123.2014.10.07.14.42.19 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 07 Oct 2014 14:42:19 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) client-ip=209.85.217.172; Received: by mail-lb0-f172.google.com with SMTP id b6so6989681lbj.31 for ; Tue, 07 Oct 2014 14:42:19 -0700 (PDT) X-Received: by 10.112.134.229 with SMTP id pn5mr6611152lbb.22.1412718139624; Tue, 07 Oct 2014 14:42:19 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp419355lbb; Tue, 7 Oct 2014 14:42:19 -0700 (PDT) X-Received: by 10.66.124.136 with SMTP id mi8mr6189358pab.89.1412718135691; Tue, 07 Oct 2014 14:42:15 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cx1si16595154pbc.139.2014.10.07.14.42.15 for ; Tue, 07 Oct 2014 14:42:15 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755413AbaJGVmM (ORCPT + 5 others); Tue, 7 Oct 2014 17:42:12 -0400 Received: from mail-pa0-f43.google.com ([209.85.220.43]:43079 "EHLO mail-pa0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755102AbaJGVmK (ORCPT ); Tue, 7 Oct 2014 17:42:10 -0400 Received: by mail-pa0-f43.google.com with SMTP id lf10so7838469pab.16 for ; Tue, 07 Oct 2014 14:42:09 -0700 (PDT) X-Received: by 10.66.66.101 with SMTP id e5mr6307969pat.100.1412718129926; Tue, 07 Oct 2014 14:42:09 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id td4sm17131222pab.19.2014.10.07.14.42.08 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 07 Oct 2014 14:42:09 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH v8 6/7] arm: dts: qcom: Add idle states device nodes for 8974 Date: Tue, 7 Oct 2014 15:41:45 -0600 Message-Id: <1412718106-17049-7-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1412718106-17049-1-git-send-email-lina.iyer@linaro.org> References: <1412718106-17049-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. Support Standby and Standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 70c4329..a5e51fe 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -22,6 +22,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -32,6 +33,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -42,6 +44,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -52,6 +55,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -59,6 +63,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {