From patchwork Tue Oct 7 21:31:25 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 38435 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f200.google.com (mail-wi0-f200.google.com [209.85.212.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2CFE920D4A for ; Tue, 7 Oct 2014 21:32:15 +0000 (UTC) Received: by mail-wi0-f200.google.com with SMTP id cc10sf3378357wib.3 for ; Tue, 07 Oct 2014 14:32:14 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=MPhJgpIXRmdUA0fvTDrAF1PTXfX+uXb2pqc+gNC1c3U=; b=j8AjN5B97Z6wUtH7n+dYhL7vVYmBMU/EekJ354JAcoSB0YyCg8PPKokYoTBr1lFkuC oEl/5KqlHjpneJPnVq1RJkVQraEcObvJS2U18a9+llffFhUqkjJnM5DfPlMN0xaso9c0 fGzZY6bIKpoj0nPIgT4ZTYFivcdGy5DPWBFxxEuZxh42j9+11n42oNfPy+FFylKSO551 W2eX0lu949NPGFKJFsWq1oP9PRsu7b9q7ZDbwYjt7+UGnO2LGV/YDne3uameXV22EVF0 9YSGlpYYYUXYMhjusqMkBt+0NKoYsX5gxDLBHH+sopSd+VxnqmUUCJX4vhziWvw2jhwU nJDg== X-Gm-Message-State: ALoCoQmKiQjrw/BvWmq+Jaq8RxexkX2/Os2wpEPqrKA81ZhsV1CAzY3QOLF7B8ZzPyXQgnFSLouN X-Received: by 10.152.2.97 with SMTP id 1mr988lat.6.1412717534333; Tue, 07 Oct 2014 14:32:14 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.6.39 with SMTP id x7ls721562lax.31.gmail; Tue, 07 Oct 2014 14:32:14 -0700 (PDT) X-Received: by 10.113.10.9 with SMTP id dw9mr6674171lbd.46.1412717534188; Tue, 07 Oct 2014 14:32:14 -0700 (PDT) Received: from mail-lb0-f172.google.com (mail-lb0-f172.google.com [209.85.217.172]) by mx.google.com with ESMTPS id ce7si204934lbc.71.2014.10.07.14.32.14 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 07 Oct 2014 14:32:14 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) client-ip=209.85.217.172; Received: by mail-lb0-f172.google.com with SMTP id b6so6977022lbj.31 for ; Tue, 07 Oct 2014 14:32:14 -0700 (PDT) X-Received: by 10.152.7.145 with SMTP id j17mr6849172laa.67.1412717534063; Tue, 07 Oct 2014 14:32:14 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.130.169 with SMTP id of9csp418300lbb; Tue, 7 Oct 2014 14:32:13 -0700 (PDT) X-Received: by 10.70.87.233 with SMTP id bb9mr6360265pdb.89.1412717529623; Tue, 07 Oct 2014 14:32:09 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id xm6si16647742pab.111.2014.10.07.14.32.08 for ; Tue, 07 Oct 2014 14:32:09 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753766AbaJGVcE (ORCPT + 5 others); Tue, 7 Oct 2014 17:32:04 -0400 Received: from mail-pd0-f173.google.com ([209.85.192.173]:64662 "EHLO mail-pd0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1754169AbaJGVcD (ORCPT ); Tue, 7 Oct 2014 17:32:03 -0400 Received: by mail-pd0-f173.google.com with SMTP id g10so5693529pdj.4 for ; Tue, 07 Oct 2014 14:32:02 -0700 (PDT) X-Received: by 10.70.48.106 with SMTP id k10mr4766419pdn.143.1412717522671; Tue, 07 Oct 2014 14:32:02 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id rh5sm5360068pdb.4.2014.10.07.14.32.00 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 07 Oct 2014 14:32:02 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org, linux-arm-msm@vger.kernel.org, linux-pm@vger.kernel.org, linux-arm-kernel@lists.infradead.org Cc: lorenzo.pieralisi@arm.com, msivasub@codeaurora.org, devicetree@vger.kernel.org, Lina Iyer Subject: [PATCH 7/7] arm: dts: qcom: Add idle states device nodes for 8084 Date: Tue, 7 Oct 2014 15:31:25 -0600 Message-Id: <1412717485-16892-7-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1412717485-16892-1-git-send-email-lina.iyer@linaro.org> References: <1412717485-16892-1-git-send-email-lina.iyer@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.172 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. Support standby and standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-apq8084.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-apq8084.dtsi b/arch/arm/boot/dts/qcom-apq8084.dtsi index 1581b12..68eb4bb1 100644 --- a/arch/arm/boot/dts/qcom-apq8084.dtsi +++ b/arch/arm/boot/dts/qcom-apq8084.dtsi @@ -19,6 +19,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc0>; qcom,saw = <&saw0>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@1 { @@ -29,6 +30,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc1>; qcom,saw = <&saw1>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@2 { @@ -39,6 +41,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc2>; qcom,saw = <&saw2>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; cpu@3 { @@ -49,6 +52,7 @@ next-level-cache = <&L2>; qcom,acc = <&acc3>; qcom,saw = <&saw3>; + cpu-idle-states = <&CPU_STBY &CPU_SPC>; }; L2: l2-cache { @@ -56,6 +60,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_STBY: standby { + compatible = "qcom,idle-state-stby", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: spc { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {