From patchwork Thu Sep 4 22:35:32 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lina Iyer X-Patchwork-Id: 36771 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-oa0-f69.google.com (mail-oa0-f69.google.com [209.85.219.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 21EBE2112E for ; Thu, 4 Sep 2014 22:36:39 +0000 (UTC) Received: by mail-oa0-f69.google.com with SMTP id i7sf55766407oag.8 for ; Thu, 04 Sep 2014 15:36:38 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=68U85w//lSkOP8lPFDDAuj22ZjWALlAK9vezC79GrYE=; b=FkXfYU/3Yg5YHG7b+03LY+g+vODUCeDYZytOmUQKAOueWS62JFDyfdAr1mwhSg8PF1 8MAhtO81AOhBIvOF24/jrMxCtw3UhDSqIZrZ0vHjTH49xLz7pvqGXnBA6etGAM2LrXBq K+DzcX/ATiWHVykpAJme+up14XGhnuqa6CjCiqkjg5cPGD6auiuXATIacevuwuyNATZn JGs12ysIH996NGyVCZaAhJUTEOVPUdOFCLn7PCOKM94fK5tgwB7n1naeEhlvh+JbSOAP IHX1R/2R1AyPGQR5fseS2PLFWmsMBOUvNbOAQXeEq9o+gbhZYmUikfVPJY3q+8roWeRV uH4g== X-Gm-Message-State: ALoCoQkE5kGNgRZQVXtzNqSfp5eHZvudqU7XsKZCmWD1o1YW3D2tmBCntflJjNKD5WM0ezuJOosm X-Received: by 10.50.49.33 with SMTP id r1mr4492148ign.3.1409870198717; Thu, 04 Sep 2014 15:36:38 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.98.99 with SMTP id n90ls469754qge.66.gmail; Thu, 04 Sep 2014 15:36:38 -0700 (PDT) X-Received: by 10.52.28.40 with SMTP id y8mr3685056vdg.60.1409870198586; Thu, 04 Sep 2014 15:36:38 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id f8si246603vcn.66.2014.09.04.15.36.38 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Thu, 04 Sep 2014 15:36:38 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id lf12so11576380vcb.11 for ; Thu, 04 Sep 2014 15:36:38 -0700 (PDT) X-Received: by 10.221.62.7 with SMTP id wy7mr4446972vcb.66.1409870198513; Thu, 04 Sep 2014 15:36:38 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp908702vcb; Thu, 4 Sep 2014 15:36:38 -0700 (PDT) X-Received: by 10.66.141.197 with SMTP id rq5mr13581734pab.124.1409870197480; Thu, 04 Sep 2014 15:36:37 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id qn8si226826pdb.197.2014.09.04.15.36.36 for ; Thu, 04 Sep 2014 15:36:37 -0700 (PDT) Received-SPF: none (google.com: linux-arm-msm-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756020AbaIDWgg (ORCPT + 5 others); Thu, 4 Sep 2014 18:36:36 -0400 Received: from mail-pa0-f42.google.com ([209.85.220.42]:44870 "EHLO mail-pa0-f42.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1756018AbaIDWgf (ORCPT ); Thu, 4 Sep 2014 18:36:35 -0400 Received: by mail-pa0-f42.google.com with SMTP id lf10so21012647pab.29 for ; Thu, 04 Sep 2014 15:36:35 -0700 (PDT) X-Received: by 10.66.145.103 with SMTP id st7mr13112375pab.43.1409870194954; Thu, 04 Sep 2014 15:36:34 -0700 (PDT) Received: from ubuntu.localdomain (proxy6-global253.qualcomm.com. [199.106.103.253]) by mx.google.com with ESMTPSA id om6sm133722pdb.89.2014.09.04.15.36.33 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 04 Sep 2014 15:36:34 -0700 (PDT) From: Lina Iyer To: daniel.lezcano@linaro.org, lorenzo.pieralisi@arm.com, linux-arm-msm@vger.kernel.org, linux-arm-kernel@lists.infradead.org, khilman@linaro.org, sboyd@codeaurora.org, galak@codeaurora.org Cc: linux-pm@vger.kernel.org, msivasub@codeaurora.org, Lina Iyer Subject: [PATCH v5 7/7] arm: dts: qcom: Add idle states device nodes for 8974 Date: Thu, 4 Sep 2014 16:35:32 -0600 Message-Id: <1409870132-16929-8-git-send-email-lina.iyer@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1409870132-16929-1-git-send-email-lina.iyer@linaro.org> References: <1409870132-16929-1-git-send-email-lina.iyer@linaro.org> Sender: linux-arm-msm-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lina.iyer@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add allowable C-States for each cpu using the cpu-idle-states node. ARM spec dictates WFI as the default idle state at 0. Support standalone power collapse (power down that does not affect any SoC idle states) for each cpu. Signed-off-by: Lina Iyer --- arch/arm/boot/dts/qcom-msm8974.dtsi | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/arch/arm/boot/dts/qcom-msm8974.dtsi b/arch/arm/boot/dts/qcom-msm8974.dtsi index 0580bc2..041c8b6 100644 --- a/arch/arm/boot/dts/qcom-msm8974.dtsi +++ b/arch/arm/boot/dts/qcom-msm8974.dtsi @@ -21,6 +21,7 @@ reg = <0>; next-level-cache = <&L2>; qcom,acc = <&acc0>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; CPU1: cpu@1 { @@ -30,6 +31,7 @@ reg = <1>; next-level-cache = <&L2>; qcom,acc = <&acc1>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; CPU2: cpu@2 { @@ -39,6 +41,7 @@ reg = <2>; next-level-cache = <&L2>; qcom,acc = <&acc2>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; CPU3: cpu@3 { @@ -48,6 +51,7 @@ reg = <3>; next-level-cache = <&L2>; qcom,acc = <&acc3>; + cpu-idle-states = <&CPU_WFI &CPU_SPC>; }; L2: l2-cache { @@ -55,6 +59,22 @@ cache-level = <2>; qcom,saw = <&saw_l2>; }; + + idle-states { + CPU_WFI: cpu-idle-state-0 { + compatible = "qcom,idle-state-wfi", "arm,idle-state"; + entry-latency-us = <1>; + exit-latency-us = <1>; + min-residency-us = <2>; + }; + + CPU_SPC: cpu-idle-state-1 { + compatible = "qcom,idle-state-spc", "arm,idle-state"; + entry-latency-us = <150>; + exit-latency-us = <200>; + min-residency-us = <2000>; + }; + }; }; cpu-pmu {