From patchwork Thu Apr 24 09:32:55 2025 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Taniya Das X-Patchwork-Id: 884960 Received: from mx0a-0031df01.pphosted.com (mx0a-0031df01.pphosted.com [205.220.168.131]) (using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits)) (No client certificate requested) by smtp.subspace.kernel.org (Postfix) with ESMTPS id 27C9522170B; Thu, 24 Apr 2025 09:33:42 +0000 (UTC) Authentication-Results: smtp.subspace.kernel.org; arc=none smtp.client-ip=205.220.168.131 ARC-Seal: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745487223; cv=none; b=dDywlsn7Hazw6ijMc6/0VOb3LLDnZ/FaeQRbE5H7SEwdDLkGNPDm6YNEt+JE/75fwxTJAVlegSV8U8C3simk/2lo0r7rdUiyLuHp6AQq5p3Yt1pMXdXCFm5j9KUGMWNsLkADcJqqRcF/QzJzpQlYVVpMs2BYAt+3Ue2iRyClCms= ARC-Message-Signature: i=1; a=rsa-sha256; d=subspace.kernel.org; s=arc-20240116; t=1745487223; c=relaxed/simple; bh=2H8kq0G5ggEeTu0hm4kKlkmoIZ00YCjGMERbh4F0ABU=; h=From:Subject:Date:Message-ID:MIME-Version:Content-Type:To:CC; b=hafIG/npaL2qH375HOTs8cERW4qPL3vcNRCpo0X9KwJjixhhSiXM5+tRqo3xeHn7Gf3zV+UkSD8nkoJsPrmPgXsbyPtGWLR6MqhmcHh1jjoMh46RIWgP5HLRyLaLG4ABsLp7YfTJO1KLp6h/piWkpigNybMaw1OCllMqBWD+cOI= ARC-Authentication-Results: i=1; smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com; spf=pass smtp.mailfrom=quicinc.com; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b=VRE5mO+3; arc=none smtp.client-ip=205.220.168.131 Authentication-Results: smtp.subspace.kernel.org; dmarc=pass (p=none dis=none) header.from=quicinc.com Authentication-Results: smtp.subspace.kernel.org; spf=pass smtp.mailfrom=quicinc.com Authentication-Results: smtp.subspace.kernel.org; dkim=pass (2048-bit key) header.d=quicinc.com header.i=@quicinc.com header.b="VRE5mO+3" Received: from pps.filterd (m0279863.ppops.net [127.0.0.1]) by mx0a-0031df01.pphosted.com (8.18.1.2/8.18.1.2) with ESMTP id 53O0F6uh013087; Thu, 24 Apr 2025 09:33:27 GMT DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=quicinc.com; h= cc:content-transfer-encoding:content-type:date:from:message-id :mime-version:subject:to; s=qcppdkim1; bh=mPqt+xfp2s1fsDQEEdS7k0 oYUNBPR+x/s2Z7vl/A9mY=; b=VRE5mO+3eZbTOoICed3+I903eUDxd5nRBQR4eX 0QxUFyLtGdqiu1iQn9tjh+0lU00AeOuK144vnXu1V3zVZiP5II09NFZdmveWQ35f 9TkVSPWHpvSux4C1N0jK79JZFr4IXIUrdAE8I40zNpbyTm1IXuYPDTNhKWzBbDuK fDVj2PE87nOastKXDiJre0/eb8OhkBDCXJ7DG+w8fqzoy8vC8tTHjktFPpG4h7Rz DwEJM9OkNG72lsA0YSnZaSx3+kXB5AUf44nRjwq2a2uGAhsRiRrL5lO18Ll7sTXw NB1gBm5nUdiwapObiz3blq4K9Mt1TifMunKrY1vDgdOdr4SQ== Received: from nalasppmta01.qualcomm.com (Global_NAT1.qualcomm.com [129.46.96.20]) by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 466jh2d0gd-1 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 24 Apr 2025 09:33:27 +0000 (GMT) Received: from nalasex01a.na.qualcomm.com (nalasex01a.na.qualcomm.com [10.47.209.196]) by NALASPPMTA01.qualcomm.com (8.18.1.2/8.18.1.2) with ESMTPS id 53O9XQ5N008858 (version=TLSv1.2 cipher=ECDHE-RSA-AES256-GCM-SHA384 bits=256 verify=NOT); Thu, 24 Apr 2025 09:33:26 GMT Received: from hu-tdas-hyd.qualcomm.com (10.80.80.8) by nalasex01a.na.qualcomm.com (10.47.209.196) with Microsoft SMTP Server (version=TLS1_2, cipher=TLS_ECDHE_RSA_WITH_AES_256_GCM_SHA384) id 15.2.1544.9; Thu, 24 Apr 2025 02:33:21 -0700 From: Taniya Das Subject: [PATCH v8 00/10] Add support for videocc, camcc, dispcc and gpucc on Qualcomm QCS615 platform Date: Thu, 24 Apr 2025 15:02:55 +0530 Message-ID: <20250424-qcs615-mm-v7-clock-controllers-v8-0-bacad5b3659a@quicinc.com> Precedence: bulk X-Mailing-List: linux-arm-msm@vger.kernel.org List-Id: List-Subscribe: List-Unsubscribe: MIME-Version: 1.0 X-B4-Tracking: v=1; b=H4sIAEgFCmgC/42NSw6CMBBAr0Jm7Rig/OrKexgWdBxkIrTSItEQ7 m71BC7fW7y3QWAvHOCUbOB5lSDORmgOCdDQ2RujXCNDnuZlWmQFzhSqrMRpwrVGGh3dkZxdvBt H9gFzbVSjlCl01kOMPDz38voNLm3kQcLi/Pv3W+uv/TsdZYpsOtOw6nTF+jw/hcTSkdwE7b7vH y4MBiHOAAAA X-Change-ID: 20250414-qcs615-mm-v7-clock-controllers-29b3833b491f To: Bjorn Andersson , Michael Turquette , Stephen Boyd , Rob Herring , Krzysztof Kozlowski , Conor Dooley , Catalin Marinas , Will Deacon CC: Ajit Pandey , Imran Shaik , Jagadeesh Kona , , , , , , Taniya Das , Bryan O'Donoghue , Dmitry Baryshkov X-Mailer: b4 0.15-dev-aa3f6 X-ClientProxiedBy: nasanex01a.na.qualcomm.com (10.52.223.231) To nalasex01a.na.qualcomm.com (10.47.209.196) X-QCInternal: smtphost X-Proofpoint-Virus-Version: vendor=nai engine=6200 definitions=5800 signatures=585085 X-Proofpoint-GUID: AsdnDS3SHYvf9YrzeMn77c4SGr1p1SM5 X-Proofpoint-Spam-Details-Enc: AW1haW4tMjUwNDI0MDA2MyBTYWx0ZWRfX7DleNoiMVZhm s5KMAOwmgyYV8/r2FXXSj8mNFJoUpZ5C+toNGZHqIONeqLYeB20HXocXArqzZQDcUkgNDdkleNg bCGqQrI6sumnJTzjtprE//efVIIN71Ep/onvwF4DVqTkd+B6LLNTnSe5nmVGvAhi2CrGYFbZj4R bXaq8g+DaRhqxiyhrasuzRK9IiIpq4SvZ3pLStPhczn1b9mTbwCL7SG7DJAbADCHy4TdLdaPRLy y+mBngsbSBs94ICcww3/k9ZStrZ4c5G54vv5bZYyVNL5ExzJuJxMjHm9A+Kjp+eZz4keq9eZLab dVM4N+hMVfIHrejOI1uw5bWXPJUfDWTafeGnbvFbT+B3PCzn0/Va3e7T5gkTLg0KlOBu25rsP2j 3bWpGSpcHRcdoEGdKTeTy/vqELayQYigwaScP4Z1fHnIAkLxsy5S5ln71NfG6PVZ5JaN+aUj X-Authority-Analysis: v=2.4 cv=Tu/mhCXh c=1 sm=1 tr=0 ts=680a0567 cx=c_pps a=ouPCqIW2jiPt+lZRy3xVPw==:117 a=ouPCqIW2jiPt+lZRy3xVPw==:17 a=GEpy-HfZoHoA:10 a=IkcTkHD0fZMA:10 a=XR8D0OoHHMoA:10 a=VwQbUJbxAAAA:8 a=COk6AnOGAAAA:8 a=pGLkceISAAAA:8 a=qvAcXBSyIl58lO48RIsA:9 a=QEXdDO2ut3YA:10 a=TjNXssC_j7lpFel5tvFf:22 X-Proofpoint-ORIG-GUID: AsdnDS3SHYvf9YrzeMn77c4SGr1p1SM5 X-Proofpoint-Virus-Version: vendor=baseguard engine=ICAP:2.0.293,Aquarius:18.0.1099,Hydra:6.0.680,FMLib:17.12.80.40 definitions=2025-04-24_04,2025-04-22_01,2025-02-21_01 X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0 priorityscore=1501 malwarescore=0 suspectscore=0 spamscore=0 clxscore=1015 lowpriorityscore=0 impostorscore=0 adultscore=0 phishscore=0 mlxlogscore=999 bulkscore=0 mlxscore=0 classifier=spam authscore=0 authtc=n/a authcc= route=outbound adjust=0 reason=mlx scancount=1 engine=8.19.0-2504070000 definitions=main-2504240063 Add support for multimedia clock controllers on Qualcomm QCS615 platform. Update the defconfig to enable these clock controllers. Global clock controller support https://lore.kernel.org/all/20241022-qcs615-clock-driver-v4-0-3d716ad0d987@quicinc.com/ Changes in v8: - Drop the properties which are already covered as part of gcc.yaml [Krzysztof] - Drop the RB tag for dt-bindings for Camera clock controller. - Link to v7: https://lore.kernel.org/r/20250414-qcs615-mm-v7-clock-controllers-v7-0-ebab8e3a96e9@quicinc.com Changes in v7: - Update DT bindings for CAMCC, DISPCC, VIDEOCC, GPUCC to remove the common bindings and add reference to "qcom,gcc.yaml" [Krzysztof] - Fix the following in the alpha pll code [Bjorn] - double space removal in clk_alpha_pll_slew_set_rate - fix the alpha_width from dynamic to 'ALPHA_REG_BITWIDTH' - cleanup the programming of lower/upper_32_bits of 'alpha' - update the comment for 'mb()' - Link to v6: https://lore.kernel.org/all/20250313-qcs615-v5-mm-cc-v6-1-ebf4b9a5e916@quicinc.com/ Changes in v6: - Remove wrongly RB-By tags which got introduced in v4 and was carried to v5 as well. - Adding the reference where the tags were added and dropped. -[01/10] clk: qcom: clk-alpha-pll: Add support for dynamic update for slewing PLLs - RB-By from Imran (v2) -[02/10] dt-bindings: clock: Add Qualcomm QCS615 Camera clock controller - RB-By from Krzysztof (v2), drop wrong RB-By from Dmitry (v5) -[03/10] clk: qcom: camcc-qcs615: Add QCS615 camera clock controller driver - R-By from Bryan (v2) -[04/10] dt-bindings: clock: Add Qualcomm QCS615 Display clock controller - Drop wrong RB-By from Dmitry (v5) -[05/10] clk: qcom: dispcc-qcs615: Add QCS615 display clock controller driver - R-By from Dmitry (v1) -[06/10] dt-bindings: clock: Add Qualcomm QCS615 Graphics clock controller - Drop wrong RB-By from Dmitry(v5) -[07/10] clk: qcom: gpucc-qcs615: Add QCS615 graphics clock controller driver - R-By from Dmitry (v1) -[08/10] dt-bindings: clock: Add Qualcomm QCS615 Video clock controller - Drop wrong RB-By from Dmitry(v5) -[09/10] clk: qcom: videocc-qcs615: Add QCS615 video clock controller driver - R-By from Dmitry and Bryan (v3) -[10/10] arm64: defconfig: Enable QCS615 clock controllers - Drop wrong RB-By from Dmitry (v5) - Link to v5: https://lore.kernel.org/r/20250221-qcs615-v5-mm-cc-v5-0-b6d9ddf2f28d@quicinc.com Changes in v5: - Update ARM64 || COMPILE_TEST in all Kconfig to resolve kismet warnings. - Fix sparse errors in GPUCC. - Link to v4: https://lore.kernel.org/r/20250119-qcs615-mm-v4-clockcontroller-v4-0-5d1bdb5a140c@quicinc.com Changes in v4: - Drop patch Update the support for alpha mode configuration as this patch was picked - https://lore.kernel.org/all/20241021-fix-alpha-mode-config-v1-1-f32c254e02bc@gmail.com/ - Update the bindings to include "qcom,gcc.yaml" [Dmitry] Changes in v3: - update PLL configs to use BIT and GENMASK for vco_val and vco_mask for all CCs [Bryan O'Donoghue] - Link to v2: https://lore.kernel.org/r/20241101-qcs615-mm-clockcontroller-v2-0-d1a4870a4aed@quicinc.com Changes in v2: - cleanups in clk_alpha_pll_slew_update and clk_alpha_pll_slew_enable functions [Christophe] - update PLL configs for "vco_val = 0x0" shift(20) [Bryan O'Donoghue] - update PLL configs to use lower case for L value [Dmitry] - Link parents for IFE/IPE/BPS GDSCs as Titan Top GDSC [Bryan O'Donoghue, Dmitry] - Remove DT_BI_TCXO_AO from camcc-qcs615 [Dmitry] - Remove HW_CTRL_TRIGGER from camcc-qcs615 [Bryan O'Donoghue] - Update platform name for default configuration [Dmitry] - Link to v1: https://lore.kernel.org/r/20241019-qcs615-mm-clockcontroller-v1-0-4cfb96d779ae@quicinc.com Signed-off-by: Taniya Das --- Taniya Das (10): clk: qcom: clk-alpha-pll: Add support for dynamic update for slewing PLLs dt-bindings: clock: Add Qualcomm QCS615 Camera clock controller clk: qcom: camcc-qcs615: Add QCS615 camera clock controller driver dt-bindings: clock: Add Qualcomm QCS615 Display clock controller clk: qcom: dispcc-qcs615: Add QCS615 display clock controller driver dt-bindings: clock: Add Qualcomm QCS615 Graphics clock controller clk: qcom: gpucc-qcs615: Add QCS615 graphics clock controller driver dt-bindings: clock: Add Qualcomm QCS615 Video clock controller clk: qcom: videocc-qcs615: Add QCS615 video clock controller driver arm64: defconfig: Enable QCS615 clock controllers .../bindings/clock/qcom,qcs615-camcc.yaml | 43 + .../bindings/clock/qcom,qcs615-dispcc.yaml | 55 + .../bindings/clock/qcom,qcs615-gpucc.yaml | 49 + .../bindings/clock/qcom,qcs615-videocc.yaml | 47 + arch/arm64/configs/defconfig | 4 + drivers/clk/qcom/Kconfig | 35 + drivers/clk/qcom/Makefile | 4 + drivers/clk/qcom/camcc-qcs615.c | 1591 ++++++++++++++++++++ drivers/clk/qcom/clk-alpha-pll.c | 170 +++ drivers/clk/qcom/clk-alpha-pll.h | 1 + drivers/clk/qcom/dispcc-qcs615.c | 786 ++++++++++ drivers/clk/qcom/gpucc-qcs615.c | 525 +++++++ drivers/clk/qcom/videocc-qcs615.c | 332 ++++ include/dt-bindings/clock/qcom,qcs615-camcc.h | 110 ++ include/dt-bindings/clock/qcom,qcs615-dispcc.h | 52 + include/dt-bindings/clock/qcom,qcs615-gpucc.h | 39 + include/dt-bindings/clock/qcom,qcs615-videocc.h | 30 + 17 files changed, 3873 insertions(+) --- base-commit: 01c6df60d5d4ae00cd5c1648818744838bba7763 change-id: 20250414-qcs615-mm-v7-clock-controllers-29b3833b491f Best regards,