[v2,00/17] Qcom PCIe cleanups and improvements

Message ID	20230309085102.120977-1-manivannan.sadhasivam@linaro.org
Headers	show Return-Path: <linux-arm-msm-owner@vger.kernel.org> From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> To: andersson@kernel.org, lpieralisi@kernel.org, kw@linux.com, krzysztof.kozlowski+dt@linaro.org, robh@kernel.org Cc: konrad.dybcio@linaro.org, linux-arm-msm@vger.kernel.org, devicetree@vger.kernel.org, linux-pci@vger.kernel.org, linux-kernel@vger.kernel.org, quic_srichara@quicinc.com, Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Subject: [PATCH v2 00/17] Qcom PCIe cleanups and improvements Date: Thu, 9 Mar 2023 14:20:45 +0530 Message-Id: <20230309085102.120977-1-manivannan.sadhasivam@linaro.org> MIME-Version: 1.0 Content-Transfer-Encoding: 8bit Precedence: bulk
Series	Qcom PCIe cleanups and improvements \| expand [v2,00/17] Qcom PCIe cleanups and improvements [v2,01/17] PCI: qcom: Remove PCIE20_ prefix from register definitions [v2,02/17] PCI: qcom: Sort and group registers and bitfield definitions [v2,03/17] PCI: qcom: Use bitfield definitions for register fields [v2,04/17] PCI: qcom: Add missing macros for register fields [v2,05/17] PCI: qcom: Use lower case for hex [v2,06/17] PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.1.0 [v2,07/17] PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 1.0.0 [v2,08/17] PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.2 [v2,09/17] PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.3 [v2,10/17] PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.3.3 [v2,11/17] PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.4.0 [v2,12/17] PCI: qcom: Use macros for defining total no. of clocks & supplies [v2,13/17] dt-bindings: PCI: qcom: Add "mhi" register region to supported SoCs [v2,14/17] arm64: dts: qcom: sdm845: Add "mhi" region to the PCIe nodes [v2,15/17] arm64: dts: qcom: sm8250: Add "mhi" region to the PCIe nodes [v2,16/17] arm64: dts: qcom: sc8280xp: Add "mhi" region to the PCIe nodes [v2,17/17] PCI: qcom: Expose link transition counts via debugfs

Message ID

20230309085102.120977-1-manivannan.sadhasivam@linaro.org

Headers

From: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
To: andersson@kernel.org, lpieralisi@kernel.org, kw@linux.com,
        krzysztof.kozlowski+dt@linaro.org, robh@kernel.org
Cc: konrad.dybcio@linaro.org, linux-arm-msm@vger.kernel.org,
        devicetree@vger.kernel.org, linux-pci@vger.kernel.org,
        linux-kernel@vger.kernel.org, quic_srichara@quicinc.com,
        Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org>
Subject: [PATCH v2 00/17] Qcom PCIe cleanups and improvements
Date: Thu,  9 Mar 2023 14:20:45 +0530
Message-Id: <20230309085102.120977-1-manivannan.sadhasivam@linaro.org>
MIME-Version: 1.0
Content-Transfer-Encoding: 8bit
Precedence: bulk

Series

Qcom PCIe cleanups and improvements | expand

Message

Manivannan Sadhasivam March 9, 2023, 8:50 a.m. UTC

Hi,

This series brings in several code cleanups and improvements to the
Qualcomm PCIe controller drivers (RC and EP). The cleanup part mostly
cleans up the bitfield definitions and transitions to bulk APIs for clocks,
and resets. The improvement part adds the debugfs entry to track link
transition counts in RC driver.

Testing
-------

I have tested this series on SDM845, SM8250 and SC8280XP based platforms.
However, I'm counting on Qualcomm folks CCed to do testing on older IPQ/APQ
platforms.

Merging Strategy
----------------

Binding and driver patches through PCI tree and DTS patches through Qcom
tree.

NOTE: For the sake of maintaining dependency, I've clubbed both cleanup and
improvement patches in the same series. If any of the maintainers prefer to
have them splitted, please let me know.

Thanks,
Mani

Changes in v2:

* Moved the "mhi" region to last in the binding and dtsi's
* Dropped the patches renaming the "mmio" region

Manivannan Sadhasivam (17):
  PCI: qcom: Remove PCIE20_ prefix from register definitions
  PCI: qcom: Sort and group registers and bitfield definitions
  PCI: qcom: Use bitfield definitions for register fields
  PCI: qcom: Add missing macros for register fields
  PCI: qcom: Use lower case for hex
  PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.1.0
  PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 1.0.0
  PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.2
  PCI: qcom: Use bulk clock APIs for handling clocks for IP rev 2.3.3
  PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.3.3
  PCI: qcom: Use bulk reset APIs for handling resets for IP rev 2.4.0
  PCI: qcom: Use macros for defining total no. of clocks & supplies
  dt-bindings: PCI: qcom: Add "mhi" register region to supported SoCs
  arm64: dts: qcom: sdm845: Add "mhi" region to the PCIe nodes
  arm64: dts: qcom: sm8250: Add "mhi" region to the PCIe nodes
  arm64: dts: qcom: sc8280xp: Add "mhi" region to the PCIe nodes
  PCI: qcom: Expose link transition counts via debugfs

 .../devicetree/bindings/pci/qcom,pcie.yaml    |   12 +-
 arch/arm64/boot/dts/qcom/sc8280xp.dtsi        |   25 +-
 arch/arm64/boot/dts/qcom/sdm845.dtsi          |   10 +-
 arch/arm64/boot/dts/qcom/sm8250.dtsi          |   15 +-
 drivers/pci/controller/dwc/pcie-qcom.c        | 1009 ++++++-----------
 5 files changed, 402 insertions(+), 669 deletions(-)