From patchwork Thu Feb 25 04:11:26 2021 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Manivannan Sadhasivam X-Patchwork-Id: 387202 Delivered-To: patch@linaro.org Received: by 2002:a02:290e:0:0:0:0:0 with SMTP id p14csp11136jap; Wed, 24 Feb 2021 20:12:49 -0800 (PST) X-Google-Smtp-Source: ABdhPJzyh2e+m8gy14SegK6TwJAhmns1lnlWWmLlT9RggefQTgF3bZVwtYKpJnAprLXkj/edjVdg X-Received: by 2002:a17:906:1c0c:: with SMTP id k12mr874342ejg.110.1614226369604; Wed, 24 Feb 2021 20:12:49 -0800 (PST) ARC-Seal: i=1; a=rsa-sha256; t=1614226369; cv=none; d=google.com; s=arc-20160816; b=UD+DGJnJWwgBQdIwdAj4/cnwYI+WTW2Qi5MCjBOKjAJfNSOsbU02d67aK6nzqR6yP7 7udarjpHAnZcr67a2Clb753rod/Pf3UeNrk95rvj6zNBZfqn2LHPfNmbnPss/jd+eNXq LWXklr3S7j9f0pEhV0ZHY4tkomt6V6sqobNxaEpRm9jIJGnvQvydiY0HzZVUtncBmrZH cDRo/eQsAx+tZsrAV0qx1wyUBX5NtxAS+GhfwTMp6p/qaTAyVzbuMrlVySQRK+8GpT3I 02S12vUEspy2OCBXl6GJjl5w1v4yDiEpUK/gRUJ5TUKFDTsnvNBv7q79zlSDtOK4DUGJ l0tg== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=list-id:precedence:content-transfer-encoding:mime-version :message-id:date:subject:cc:to:from:dkim-signature; bh=kWvndBzAFJbUCgudW2fOtKqRm0n+8przz6MQZbJUpfg=; b=GIPyGuOSnWzM+OZQ4pDMqmocQl1vXF9RmkiF/VzFJPMkgPwNcgvQr7+Bg7SCDODsfA wCFB/c9RKrJ6c2kHXBLD6WS+aAWcz1CWevzx0MRuBmK8RKhZLTbzrxQ+WcEwRl8uz9DZ jan4uo9OAukrg9ZgJE309gjF9jvWG/I9HMGeSJg9Xx7hgjA5u6Fib6IxK6CMGabiSsHK 2jf5M2/BDL8XLTDxYPqsfxCcZDTtqd8LVqw5E19Ozz1K3TXAmuf+oqCXtVkf1iQ8odLn ihtbAnWJw6VWprPJT28f39tdKgVSvMmKhphhd+9wZNLWhPl1GlpuujOj1Xg5xzM8Go38 M9vA== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=z4pBsimn; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from vger.kernel.org (vger.kernel.org. [23.128.96.18]) by mx.google.com with ESMTP id j2si1948796ejx.646.2021.02.24.20.12.49; Wed, 24 Feb 2021 20:12:49 -0800 (PST) Received-SPF: pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) client-ip=23.128.96.18; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=z4pBsimn; spf=pass (google.com: domain of linux-arm-msm-owner@vger.kernel.org designates 23.128.96.18 as permitted sender) smtp.mailfrom=linux-arm-msm-owner@vger.kernel.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S234429AbhBYEMW (ORCPT + 16 others); Wed, 24 Feb 2021 23:12:22 -0500 Received: from lindbergh.monkeyblade.net ([23.128.96.19]:34286 "EHLO lindbergh.monkeyblade.net" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S234111AbhBYEMU (ORCPT ); Wed, 24 Feb 2021 23:12:20 -0500 Received: from mail-pj1-x1029.google.com (mail-pj1-x1029.google.com [IPv6:2607:f8b0:4864:20::1029]) by lindbergh.monkeyblade.net (Postfix) with ESMTPS id 88186C061756 for ; Wed, 24 Feb 2021 20:11:40 -0800 (PST) Received: by mail-pj1-x1029.google.com with SMTP id gm18so2721972pjb.1 for ; Wed, 24 Feb 2021 20:11:40 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=kWvndBzAFJbUCgudW2fOtKqRm0n+8przz6MQZbJUpfg=; b=z4pBsimnaBnUQtZQfOxFmngvwePpdxMwoFXUQNzRUF6W57v0QRDbUckzNug5MJjice Ylc/0iP8yBDCx3i4li2GTnuEVaMOmwZBn7cxpoL6epUvjJlWDYCBAatTBs3BPyAguiJJ O6IggNMCEvlkIyPl0oaqW5mVKwsqr/ChMHMiL2HT+0+Luea5yXgjgADE8BxuTStQFk4i nBgUiYciwvHWE66gHpQcCFHhF1QJlcdjWLxEZUxwBIC/vUNwS7wBHDF1Ui62lPgDDbQ6 fpMMPa9xBndwbaCSTG53HrFm5gb3XF/lAbz2TT/0Wp3PK8mNHGOrIIjZANC4Kj8dFJzz 8D0Q== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:mime-version :content-transfer-encoding; bh=kWvndBzAFJbUCgudW2fOtKqRm0n+8przz6MQZbJUpfg=; b=rzmzLRoIpAyNO2qbMC+YX4tLwFSuKVBSswwXl9vd3D3v+ZjHqMrar9lIytXAarN1MH h5gAEBn2r59lIZ2PmVlVr2DK6gA6oOdM+bGwpD2TRyNmOr5WvD2nn88sSPvCVr2UCJZE k0xFpGsO0J/XgMWJ8xmfQhP9Lls7IyuZ0ngxI5yauyY0cVzFqK3SlgFtphRIrAbZ5ucg jok3j/tMCsXdSVxw0FXUWcGDMhVsibTM5n7drXvpaeTkmXg75mo26+I9zVlUxDFJ3Nva 6zVOTmo1U8DvvNZPP1RNNchUK0xqpVafGZ11f2LFqyISQaHJo0HOR9LvhTyPbJsw9cnn 2Rvw== X-Gm-Message-State: AOAM531Uei6mUMrnYJwWCakR8+f2C+nwFyde2MedajJcLCgcOxwbK8ga ugoQGR3qoVRDIiU31qiDWb87 X-Received: by 2002:a17:90a:cc02:: with SMTP id b2mr1240825pju.115.1614226299834; Wed, 24 Feb 2021 20:11:39 -0800 (PST) Received: from localhost.localdomain ([103.66.79.45]) by smtp.gmail.com with ESMTPSA id c12sm4155494pjq.48.2021.02.24.20.11.34 (version=TLS1_3 cipher=TLS_AES_256_GCM_SHA384 bits=256/256); Wed, 24 Feb 2021 20:11:39 -0800 (PST) From: Manivannan Sadhasivam To: miquel.raynal@bootlin.com, richard@nod.at, vigneshr@ti.com, robh+dt@kernel.org Cc: linux-arm-msm@vger.kernel.org, linux-mtd@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, boris.brezillon@collabora.com, Daniele.Palmas@telit.com, bjorn.andersson@linaro.org, Manivannan Sadhasivam Subject: [PATCH v2 0/3] Add support for secure regions in Qcom NANDc driver Date: Thu, 25 Feb 2021 09:41:26 +0530 Message-Id: <20210225041129.58576-1-manivannan.sadhasivam@linaro.org> X-Mailer: git-send-email 2.25.1 MIME-Version: 1.0 Precedence: bulk List-ID: X-Mailing-List: linux-arm-msm@vger.kernel.org On a typical end product, a vendor may choose to secure some regions in the NAND memory which are supposed to stay intact between FW upgrades. The access to those regions will be blocked by a secure element like Trustzone. So the normal world software like Linux kernel should not touch these regions (including reading). So this series adds a property for declaring such secure regions in DT so that the driver can skip touching them. While at it, the Qcom NANDc DT binding is also converted to YAML format. Thanks, Mani Changes in v2: * Moved the secure-regions property to generic NAND binding as a NAND chip property and renamed it as "nand-secure-regions". Manivannan Sadhasivam (3): dt-bindings: mtd: Convert Qcom NANDc binding to YAML dt-bindings: mtd: Add a property to declare secure regions in NAND chips mtd: rawnand: qcom: Add support for secure regions in NAND memory .../bindings/mtd/nand-controller.yaml | 7 + .../devicetree/bindings/mtd/qcom,nandc.yaml | 196 ++++++++++++++++++ .../devicetree/bindings/mtd/qcom_nandc.txt | 142 ------------- drivers/mtd/nand/raw/qcom_nandc.c | 72 ++++++- 4 files changed, 266 insertions(+), 151 deletions(-) create mode 100644 Documentation/devicetree/bindings/mtd/qcom,nandc.yaml delete mode 100644 Documentation/devicetree/bindings/mtd/qcom_nandc.txt -- 2.25.1