From patchwork Mon Jan 13 14:22:51 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Shawn Guo X-Patchwork-Id: 23171 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-yh0-f72.google.com (mail-yh0-f72.google.com [209.85.213.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 3A88F202DA for ; Mon, 13 Jan 2014 14:21:37 +0000 (UTC) Received: by mail-yh0-f72.google.com with SMTP id i72sf779004yha.11 for ; Mon, 13 Jan 2014 06:21:36 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:date:from:to:cc:subject:message-id :references:mime-version:in-reply-to:user-agent:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe :content-type:content-disposition; bh=lyi8XOMiHvUmWac2vzRn+xncJxlLn76FBDPH2ZTOzE8=; b=C7gUH0gmTeGzgUaGKt+gmiu8V/1mM/eJtibs07mLUmkI3/zOWPzQRGxEPEUW4V7XTv SU7xiU3ptRxb1uHvxB6+uDPLZeYD5q4axW3Lwa+s2O0KnmBStQ5z2kRNxKzvR4MG5oJD YkVbO35h81plFOx5bqKDpLoYn4L3XL1pVx5hA/uyNqT3lSkJ1v5EDMmViHykVCfLry42 4bNx1fFSaloo8tIpcpOYHfv09lnqbTIuclMnDXOb/mQbV8Yvowr3WxwM7jyAp0i/no+O vzpRxkrB0iiz5/vry/WuVonUfqryiLDqV/vY4Em65Qi/YaLgBl4LtKpZRalQi3xnLQL6 cptg== X-Gm-Message-State: ALoCoQlO+wEoKMv9Q1GRBejFDHuu2o1YmjoxiH4ja+mD9SDu44vg7X0Oi3RHMrWWV4l7xN+CNFnH X-Received: by 10.236.127.199 with SMTP id d47mr7584557yhi.29.1389622896475; Mon, 13 Jan 2014 06:21:36 -0800 (PST) X-BeenThere: patchwork-forward@linaro.org Received: by 10.49.122.101 with SMTP id lr5ls944448qeb.82.gmail; Mon, 13 Jan 2014 06:21:36 -0800 (PST) X-Received: by 10.58.181.230 with SMTP id dz6mr2264913vec.35.1389622896370; Mon, 13 Jan 2014 06:21:36 -0800 (PST) Received: from mail-vb0-f41.google.com (mail-vb0-f41.google.com [209.85.212.41]) by mx.google.com with ESMTPS id yt16si535503vcb.117.2014.01.13.06.21.36 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 13 Jan 2014 06:21:36 -0800 (PST) Received-SPF: neutral (google.com: 209.85.212.41 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) client-ip=209.85.212.41; Received: by mail-vb0-f41.google.com with SMTP id g10so567812vbg.14 for ; Mon, 13 Jan 2014 06:21:36 -0800 (PST) X-Received: by 10.52.179.105 with SMTP id df9mr101318vdc.83.1389622896243; Mon, 13 Jan 2014 06:21:36 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.59.13.131 with SMTP id ey3csp131529ved; Mon, 13 Jan 2014 06:21:35 -0800 (PST) X-Received: by 10.68.172.196 with SMTP id be4mr29987909pbc.12.1389622895227; Mon, 13 Jan 2014 06:21:35 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id mi5si7699751pab.159.2014.01.13.06.21.34; Mon, 13 Jan 2014 06:21:34 -0800 (PST) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751213AbaAMOVd (ORCPT + 9 others); Mon, 13 Jan 2014 09:21:33 -0500 Received: from co1ehsobe004.messaging.microsoft.com ([216.32.180.187]:18889 "EHLO co1outboundpool.messaging.microsoft.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751526AbaAMOVc (ORCPT ); Mon, 13 Jan 2014 09:21:32 -0500 Received: from mail194-co1-R.bigfish.com (10.243.78.248) by CO1EHSOBE033.bigfish.com (10.243.66.98) with Microsoft SMTP Server id 14.1.225.22; Mon, 13 Jan 2014 14:21:31 +0000 Received: from mail194-co1 (localhost [127.0.0.1]) by mail194-co1-R.bigfish.com (Postfix) with ESMTP id 537694C0282; Mon, 13 Jan 2014 14:21:31 +0000 (UTC) X-Forefront-Antispam-Report: CIP:70.37.183.190; KIP:(null); UIP:(null); IPV:NLI; H:mail.freescale.net; RD:none; EFVD:NLI X-SpamScore: 1 X-BigFish: VS1(z579ehcb8kz98dI1432Izz1f42h2148h208ch1ee6h1de0h1fdah2073h2146h1202h1e76h2189h1d1ah1d2ah1fc6hzz1de098hz2dh87h2a8h839h944hd25hf0ah1220h1288h12a5h12a9h12bdh137ah13b6h1441h1504h1537h153bh162dh1631h1758h18e1h1946h19b5h1ad9h1b0ah1b2fh2222h224fh1fb3h1d0ch1d2eh1d3fh1dfeh1dffh1fe8h1ff5h209eh2216h22d0h2336h2438h2461h1151h1155h) X-FB-DOMAIN-IP-MATCH: fail Received: from mail194-co1 (localhost.localdomain [127.0.0.1]) by mail194-co1 (MessageSwitch) id 1389622888478818_16108; Mon, 13 Jan 2014 14:21:28 +0000 (UTC) Received: from CO1EHSMHS013.bigfish.com (unknown [10.243.78.228]) by mail194-co1.bigfish.com (Postfix) with ESMTP id 6EA66940047; Mon, 13 Jan 2014 14:21:28 +0000 (UTC) Received: from mail.freescale.net (70.37.183.190) by CO1EHSMHS013.bigfish.com (10.243.66.23) with Microsoft SMTP Server (TLS) id 14.16.227.3; Mon, 13 Jan 2014 14:21:28 +0000 Received: from tx30smr01.am.freescale.net (10.81.153.31) by 039-SN1MMR1-004.039d.mgd.msft.net (10.84.1.14) with Microsoft SMTP Server (TLS) id 14.3.158.2; Mon, 13 Jan 2014 14:21:27 +0000 Received: from S2101-09.ap.freescale.net ([10.192.185.8]) by tx30smr01.am.freescale.net (8.14.3/8.14.0) with ESMTP id s0DELNil004620; Mon, 13 Jan 2014 07:21:24 -0700 Date: Mon, 13 Jan 2014 22:22:51 +0800 From: Shawn Guo To: Sascha Hauer CC: Anson Huang , , , Subject: Re: [PATCH V4 1/6] ARM: dts: imx6q: add common compatible name for reused modules Message-ID: <20140113142249.GW23525@S2101-09.ap.freescale.net> References: <1389614031-7253-1-git-send-email-b20788@freescale.com> <20140113121016.GJ16215@pengutronix.de> MIME-Version: 1.0 In-Reply-To: <20140113121016.GJ16215@pengutronix.de> User-Agent: Mutt/1.5.21 (2010-09-15) X-OriginatorOrg: sigmatel.com X-FOPE-CONNECTOR: Id%0$Dn%*$RO%0$TLS%0$FQDN%$TlsDn% X-FOPE-CONNECTOR: Id%0$Dn%FREESCALE.MAIL.ONMICROSOFT.COM$RO%1$TLS%0$FQDN%$TlsDn% Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: shawn.guo@linaro.org X-Original-Authentication-Results: mx.google.com; spf=neutral (google.com: 209.85.212.41 is neither permitted nor denied by best guess record for domain of patch+caf_=patchwork-forward=linaro.org@linaro.org) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Content-Disposition: inline On Mon, Jan 13, 2014 at 01:10:16PM +0100, Sascha Hauer wrote: > > @@ -840,7 +840,7 @@ > > }; > > > > mmdc0: mmdc@021b0000 { /* MMDC0 */ > > - compatible = "fsl,imx6q-mmdc"; > > + compatible = "fsl,imx6q-mmdc", "fsl,mmdc"; > > This is not nice. Here you introduce a fsl,mmdc compatible claiming all > mmdc are compatible to each other and in the driver code you have: > > static const u32 imx6q_mmdc_io_dsm_offset[] > static const u32 imx6dl_mmdc_io_dsm_offset[] > > which proves they are *not* compatible. > > You do this just to share a > > imx6_pm_get_base(&pm_info->mmdc_base, "fsl,mmdc"); > > across the different i.MX6 SoCs. > > You can sanitize this by introducing a SoC struct which you populate > differently for the SoCs > > static pm_soc_data imx6q_data { > .mmdc_compat = "fsl,imx6q-mmdc", > }; > > And by putting cpu_type, mmdc_io_num and others in this struct you can > also remove the if(cpu_is_x()) else if (cpu_is_y()) else... Good point. Anson, the change below is a demonstration of Sascha's suggestion. Sascha, correct me if I misunderstood your comment. Shawn ---8<----------- --- To unsubscribe from this list: send the line "unsubscribe devicetree" in the body of a message to majordomo@vger.kernel.org More majordomo info at http://vger.kernel.org/majordomo-info.html diff --git a/arch/arm/mach-imx/common.h b/arch/arm/mach-imx/common.h index 7087d1a..4dd932a 100644 --- a/arch/arm/mach-imx/common.h +++ b/arch/arm/mach-imx/common.h @@ -146,13 +146,17 @@ void imx_cpu_die(unsigned int cpu); int imx_cpu_kill(unsigned int cpu); #ifdef CONFIG_PM -void imx6_suspend(void); +void imx6_suspend(void __iomem *ocram_vbase); void imx6q_pm_init(void); +void imx6dl_pm_init(void); +void imx6sl_pm_init(void); void imx6q_pm_set_ccm_base(void __iomem *base); void imx5_pm_init(void); #else -static inline void imx6_suspend(void) {} +static inline void imx6_suspend(void __iomem *ocram_vbase) {} static inline void imx6q_pm_init(void) {} +static inline void imx6dl_pm_init(void) {} +static inline void imx6sl_pm_init(void) {} static inline void imx6q_pm_set_ccm_base(void __iomem *base) {} static inline void imx5_pm_init(void) {} #endif diff --git a/arch/arm/mach-imx/mach-imx6q.c b/arch/arm/mach-imx/mach-imx6q.c index e51e3da..3f7b4e3 100644 --- a/arch/arm/mach-imx/mach-imx6q.c +++ b/arch/arm/mach-imx/mach-imx6q.c @@ -212,7 +212,7 @@ static void __init imx6q_init_machine(void) of_platform_populate(NULL, of_default_bus_match_table, NULL, parent); imx_anatop_init(); - imx6q_pm_init(); + cpu_is_imx6dl() ? imx6dl_pm_init() : imx6q_pm_init(); imx6q_1588_init(); } diff --git a/arch/arm/mach-imx/mach-imx6sl.c b/arch/arm/mach-imx/mach-imx6sl.c index a26fdb2..ad32338 100644 --- a/arch/arm/mach-imx/mach-imx6sl.c +++ b/arch/arm/mach-imx/mach-imx6sl.c @@ -58,8 +58,7 @@ static void __init imx6sl_init_machine(void) imx6sl_fec_init(); imx_anatop_init(); - /* Reuse imx6q pm code */ - imx6q_pm_init(); + imx6sl_pm_init(); } static void __init imx6sl_init_irq(void) diff --git a/arch/arm/mach-imx/pm-imx6q.c b/arch/arm/mach-imx/pm-imx6q.c index 175b229..ce058db 100644 --- a/arch/arm/mach-imx/pm-imx6q.c +++ b/arch/arm/mach-imx/pm-imx6q.c @@ -66,7 +66,7 @@ static void __iomem *ccm_base; static void __iomem *suspend_ocram_base; -static int (*imx6_suspend_in_ocram_fn)(void __iomem *ocram_vbase); +static void (*imx6_suspend_in_ocram_fn)(void __iomem *ocram_vbase); /* * suspend ocram space layout: @@ -88,36 +88,66 @@ struct imx6_pm_base { void __iomem *vbase; }; -static const u32 imx6q_mmdc_io_dsm_offset[] __initconst = { - 0x5ac, 0x5b4, 0x528, 0x520, /* DQM0 ~ DQM3 */ - 0x514, 0x510, 0x5bc, 0x5c4, /* DQM4 ~ DQM7 */ - 0x56c, 0x578, 0x588, 0x594, /* CAS, RAS, SDCLK_0, SDCLK_1 */ - 0x5a8, 0x5b0, 0x524, 0x51c, /* SDQS0 ~ SDQS3 */ - 0x518, 0x50c, 0x5b8, 0x5c0, /* SDQS4 ~ SDQS7 */ - 0x784, 0x788, 0x794, 0x79c, /* GPR_B0DS ~ GPR_B3DS */ - 0x7a0, 0x7a4, 0x7a8, 0x748, /* GPR_B4DS ~ GPR_B7DS */ - 0x59c, 0x5a0, 0x750, 0x774, /* SODT0, SODT1, DDRMODE_CTL, DDRMODE */ - 0x74c /* GPR_ADDS */ +struct imx6_pm_socdata { + u32 cpu_type; + const char *mmdc_compat; + const char *src_compat; + const char *iomuxc_compat; + const char *gpc_compat; + const u32 mmdc_io_offset[MX6_MAX_MMDC_IO_NUM]; +}; + +static const struct imx6_pm_socdata imx6q_pm_data __initconst = { + .cpu_type = MXC_CPU_IMX6Q, + .mmdc_compat = "fsl,imx6q-mmdc", + .src_compat = "fsl,imx6q-src", + .iomuxc_compat = "fsl,imx6q-iomuxc", + .gpc_compat = "fsl,imx6q-gpc", + .mmdc_io_offset = { + 0x5ac, 0x5b4, 0x528, 0x520, /* DQM0 ~ DQM3 */ + 0x514, 0x510, 0x5bc, 0x5c4, /* DQM4 ~ DQM7 */ + 0x56c, 0x578, 0x588, 0x594, /* CAS, RAS, SDCLK_0, SDCLK_1 */ + 0x5a8, 0x5b0, 0x524, 0x51c, /* SDQS0 ~ SDQS3 */ + 0x518, 0x50c, 0x5b8, 0x5c0, /* SDQS4 ~ SDQS7 */ + 0x784, 0x788, 0x794, 0x79c, /* GPR_B0DS ~ GPR_B3DS */ + 0x7a0, 0x7a4, 0x7a8, 0x748, /* GPR_B4DS ~ GPR_B7DS */ + 0x59c, 0x5a0, 0x750, 0x774, /* SODT0, SODT1, DDRMODE_CTL, DDRMODE */ + 0x74c, /* GPR_ADDS */ + }, }; -static const u32 imx6dl_mmdc_io_dsm_offset[] __initconst = { - 0x470, 0x474, 0x478, 0x47c, /* DQM0 ~ DQM3 */ - 0x480, 0x484, 0x488, 0x48c, /* DQM4 ~ DQM7 */ - 0x464, 0x490, 0x4ac, 0x4b0, /* CAS, RAS, SDCLK_0, SDCLK_1 */ - 0x4bc, 0x4c0, 0x4c4, 0x4c8, /* DRAM_SDQS0 ~ DRAM_SDQS3 */ - 0x4cc, 0x4d0, 0x4d4, 0x4d8, /* DRAM_SDQS4 ~ DRAM_SDQS7 */ - 0x764, 0x770, 0x778, 0x77c, /* GPR_B0DS ~ GPR_B3DS */ - 0x780, 0x784, 0x78c, 0x748, /* GPR_B4DS ~ GPR_B7DS */ - 0x4b4, 0x4b8, 0x750, 0x760, /* SODT0, SODT1, DDRMODE_CTL, DDRMODE */ - 0x74c /* GPR_ADDS */ +static const struct imx6_pm_socdata imx6dl_pm_data __initconst = { + .cpu_type = MXC_CPU_IMX6DL, + .mmdc_compat = "fsl,imx6dl-mmdc", + .src_compat = "fsl,imx6dl-src", + .iomuxc_compat = "fsl,imx6dl-iomuxc", + .gpc_compat = "fsl,imx6dl-gpc", + .mmdc_io_offset = { + 0x470, 0x474, 0x478, 0x47c, /* DQM0 ~ DQM3 */ + 0x480, 0x484, 0x488, 0x48c, /* DQM4 ~ DQM7 */ + 0x464, 0x490, 0x4ac, 0x4b0, /* CAS, RAS, SDCLK_0, SDCLK_1 */ + 0x4bc, 0x4c0, 0x4c4, 0x4c8, /* DRAM_SDQS0 ~ DRAM_SDQS3 */ + 0x4cc, 0x4d0, 0x4d4, 0x4d8, /* DRAM_SDQS4 ~ DRAM_SDQS7 */ + 0x764, 0x770, 0x778, 0x77c, /* GPR_B0DS ~ GPR_B3DS */ + 0x780, 0x784, 0x78c, 0x748, /* GPR_B4DS ~ GPR_B7DS */ + 0x4b4, 0x4b8, 0x750, 0x760, /* SODT0, SODT1, DDRMODE_CTL, DDRMODE */ + 0x74c, /* GPR_ADDS */ + }, }; -static const u32 imx6sl_mmdc_io_dsm_offset[] __initconst = { - 0x30c, 0x310, 0x314, 0x318, /* DQM0 ~ DQM3 */ - 0x5c4, 0x5cc, 0x5d4, 0x5d8, /* GPR_B0DS ~ GPR_B3DS */ - 0x300, 0x31c, 0x338, 0x5ac, /* CAS, RAS, SDCLK_0, GPR_ADDS */ - 0x33c, 0x340, 0x5b0, 0x5c0, /* SODT0, SODT1, DDRMODE_CTL, DDRMODE */ - 0x330, 0x334, 0x320, /* SDCKE0, SDCKE1, RESET */ +static const struct imx6_pm_socdata imx6sl_pm_data __initconst = { + .cpu_type = MXC_CPU_IMX6SL, + .mmdc_compat = "fsl,imx6sl-mmdc", + .src_compat = "fsl,imx6sl-src", + .iomuxc_compat = "fsl,imx6sl-iomuxc", + .gpc_compat = "fsl,imx6sl-gpc", + .mmdc_io_offset = { + 0x30c, 0x310, 0x314, 0x318, /* DQM0 ~ DQM3 */ + 0x5c4, 0x5cc, 0x5d4, 0x5d8, /* GPR_B0DS ~ GPR_B3DS */ + 0x300, 0x31c, 0x338, 0x5ac, /* CAS, RAS, SDCLK_0, GPR_ADDS */ + 0x33c, 0x340, 0x5b0, 0x5c0, /* SODT0, SODT1, DDRMODE_CTL, DDRMODE */ + 0x330, 0x334, 0x320, /* SDCKE0, SDCKE1, RESET */ + }, }; /* @@ -343,7 +373,7 @@ out: return ret; } -static int __init imx6q_ocram_suspend_init(void) +static int __init imx6_ocram_suspend_init(const struct imx6_pm_socdata *socdata) { phys_addr_t ocram_pbase; struct device_node *node; @@ -398,25 +428,25 @@ static int __init imx6q_ocram_suspend_init(void) */ pm_info->ccm_base.vbase = ccm_base; - ret = imx6_pm_get_base(&pm_info->mmdc_base, "fsl,mmdc"); + ret = imx6_pm_get_base(&pm_info->mmdc_base, socdata->mmdc_compat); if (ret) { pr_warn("%s: failed to get mmdc base %d!\n", __func__, ret); goto put_node; } - ret = imx6_pm_get_base(&pm_info->src_base, "fsl,src"); + ret = imx6_pm_get_base(&pm_info->src_base, socdata->src_compat); if (ret) { pr_warn("%s: failed to get src base %d!\n", __func__, ret); goto src_map_failed; } - ret = imx6_pm_get_base(&pm_info->iomuxc_base, "fsl,iomuxc"); + ret = imx6_pm_get_base(&pm_info->iomuxc_base, socdata->iomuxc_compat); if (ret) { pr_warn("%s: failed to get iomuxc base %d!\n", __func__, ret); goto iomuxc_map_failed; } - ret = imx6_pm_get_base(&pm_info->gpc_base, "fsl,gpc"); + ret = imx6_pm_get_base(&pm_info->gpc_base, socdata->gpc_compat); if (ret) { pr_warn("%s: failed to get gpc base %d!\n", __func__, ret); goto gpc_map_failed; @@ -429,34 +459,19 @@ static int __init imx6q_ocram_suspend_init(void) goto pl310_cache_map_failed; } - if (cpu_is_imx6q()) { - pm_info->cpu_type = MXC_CPU_IMX6Q; - pm_info->mmdc_io_num = ARRAY_SIZE(imx6q_mmdc_io_dsm_offset); - mmdc_offset_array = imx6q_mmdc_io_dsm_offset; - } else if (cpu_is_imx6dl()) { - pm_info->cpu_type = MXC_CPU_IMX6DL; - pm_info->mmdc_io_num = ARRAY_SIZE(imx6dl_mmdc_io_dsm_offset); - mmdc_offset_array = imx6dl_mmdc_io_dsm_offset; - } else if (cpu_is_imx6sl()) { - pm_info->cpu_type = MXC_CPU_IMX6SL; - pm_info->mmdc_io_num = ARRAY_SIZE(imx6sl_mmdc_io_dsm_offset); - mmdc_offset_array = imx6sl_mmdc_io_dsm_offset; - } - - if (!mmdc_offset_array) { - pr_warn("%s: unsupported platform!\n", __func__); - goto pl310_cache_map_failed; - } + pm_info->cpu_type = socdata->cpu_type; + pm_info->mmdc_io_num = ARRAY_SIZE(socdata->mmdc_io_offset); + mmdc_offset_array = socdata->mmdc_io_offset; for (i = 0; i < pm_info->mmdc_io_num; i++) { pm_info->mmdc_io_val[i][0] = mmdc_offset_array[i]; pm_info->mmdc_io_val[i][1] = - readl_relaxed(*(&pm_info->iomuxc_base.vbase) + + readl_relaxed(pm_info->iomuxc_base.vbase + mmdc_offset_array[i]); } - imx6_suspend_in_ocram_fn = (void *)fncpy( + imx6_suspend_in_ocram_fn = fncpy( suspend_ocram_base + sizeof(*pm_info), &imx6_suspend, MX6Q_SUSPEND_OCRAM_SIZE - sizeof(*pm_info)); @@ -477,14 +492,14 @@ put_node: return ret; } -void __init imx6q_pm_init(void) +static void __init imx6_pm_common_init(const struct imx6_pm_socdata *socdata) { struct regmap *gpr; int ret; WARN_ON(!ccm_base); - ret = imx6q_ocram_suspend_init(); + ret = imx6_ocram_suspend_init(socdata); if (ret) pr_warn("%s: failed to initialize ocram suspend %d!\n", __func__, ret); @@ -506,3 +521,18 @@ void __init imx6q_pm_init(void) suspend_set_ops(&imx6q_pm_ops); } + +void __init imx6q_pm_init(void) +{ + imx6_pm_common_init(&imx6q_pm_data); +} + +void __init imx6dl_pm_init(void) +{ + imx6_pm_common_init(&imx6dl_pm_data); +} + +void __init imx6sl_pm_init(void) +{ + imx6_pm_common_init(&imx6sl_pm_data); +}