From patchwork Mon Mar 18 19:38:48 2019 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 160507 Delivered-To: patches@linaro.org Received: by 2002:a02:5cc1:0:0:0:0:0 with SMTP id w62csp3029489jad; Mon, 18 Mar 2019 12:40:57 -0700 (PDT) X-Received: by 2002:a1c:2097:: with SMTP id g145mr394230wmg.81.1552938057701; Mon, 18 Mar 2019 12:40:57 -0700 (PDT) ARC-Seal: i=1; a=rsa-sha256; t=1552938057; cv=none; d=google.com; s=arc-20160816; b=Jm80cNv+0+02pvBQQhnUwoNLAtT9xOhAyUiY5KdP28h2tpqvfD8DsLC5X85NtbidV+ HXP0cf59cRc3sQWQM9OqHSJh18oGihmw0QrFDbZYO6/GvxggRm+6jAMNMQedGyg8HyXh kezdNAMZ20XJACe7UPnm5INeNpNbA7YATO1qp3w321C6L6cma2nO8klp3ZbP7Ye+rPJw ytLopoU4/spmFYIsFKMdBnkvFIc7oL8akf2Kwc0VGaO4Mn8HG8gN9dR2PfY/Bv/jBtYX 7YUB8BDd24JVUHfPykhLL6Sds7rRrBE/rEerzxpSKIJ2DgN8B6ncQNAzSii0AdzP0vad gNJA== ARC-Message-Signature: i=1; a=rsa-sha256; c=relaxed/relaxed; d=google.com; s=arc-20160816; h=references:in-reply-to:message-id:date:subject:cc:to:from :dkim-signature; bh=iYcbdw0SobNZ1DKEtyOsg/AhnPu/CmThFhgWWs7DOwA=; b=EgBegfPAqY6Qnoe67d3bzdjluT2JvJr5sLtHqi0v825z6BLLSPnalDOWKS/QZvXCan IWOlBVGrCO/HGWM5fcerDpjFCNb/p+49HS98C5Bfs04R6DC38UI5EjghJNODcdtdOvYI Uij/gUU48NUZY4gho9Bq+Fpj+pwwzWUNax+Y7cWVE6+zjw/BBa2zXRHFUX5FMiSZhh1p B9+GjCnshX0GWSwInLX/JUQ7HZUPU3lInsEOATThfxPDhkIEjWEHJRjmSzDOg8XbwyUr 8rUExReCuu7PaggBMNUvu1oJuJfuEPoPHP7jIjVmjqZ9N8rSyw1MbnJAjSM24O0J+HUB KfZg== ARC-Authentication-Results: i=1; mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Zave381f; spf=pass (google.com: domain of peter.griffin@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=peter.griffin@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org Return-Path: Received: from mail-sor-f65.google.com (mail-sor-f65.google.com. [209.85.220.65]) by mx.google.com with SMTPS id g11sor7196325wru.22.2019.03.18.12.40.57 for (Google Transport Security); Mon, 18 Mar 2019 12:40:57 -0700 (PDT) Received-SPF: pass (google.com: domain of peter.griffin@linaro.org designates 209.85.220.65 as permitted sender) client-ip=209.85.220.65; Authentication-Results: mx.google.com; dkim=pass header.i=@linaro.org header.s=google header.b=Zave381f; spf=pass (google.com: domain of peter.griffin@linaro.org designates 209.85.220.65 as permitted sender) smtp.mailfrom=peter.griffin@linaro.org; dmarc=pass (p=NONE sp=NONE dis=NONE) header.from=linaro.org DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=iYcbdw0SobNZ1DKEtyOsg/AhnPu/CmThFhgWWs7DOwA=; b=Zave381f6F6eYXUT5XE8kYOOwujnnpASeD67mm7RFLbGbsjITUf2fUwDUipX5c2jSj OdBWKis4xAPiNst8Ut6f2EcApUFinBFLLvGPFIek6CrwuelpHoRJH6duE1Dfo7TJhHm2 CJOqQcxCdoFUrwYGKNQrH/vbpe/xWMNezLEF4kSfh3W/iDg9dhwnlpdlW1X75ZGOEr7m w3E95sEwUSUYTj09Y8A5xGWJIBnxdEIF7/Y66RxxUyimmX44WKgcxB2ew1LndlqGWUnP 7H/WiI+WTpwDcLdDE+1vABKwGIMnoAMpMrPxqu1gP1/9qD/x/XtFwjcwoWdDHMNSKs6e H37g== X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20161025; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=iYcbdw0SobNZ1DKEtyOsg/AhnPu/CmThFhgWWs7DOwA=; b=BB5gxTuVezI6dfXjjPxGlKp7jh+0A3srUJdPP9uWjA6CWoQCI0MyDvSWyPq5vs24EW bF/zAuLt77ZzE8GOG2ByVNOOPhC8Cku6gUiiKPt759mZoLa0C0/sittKYynoam0lqmxx KcNWnRV47gdKyi+aDoa4aNmswp9am6sGSBAZUhvK4J+d3MKt/j7RSGqfFO5RztuLTw3q bkm+x2syMvTj9EHszRc1Mmi2ka9xbMziRuPxj8kgCVkui8nImRw4oMscEFRdhb8S5c39 LUH2t2pLDQQOSFT6eqWPyf6UE3ZAB6Jz9GA/owsZ4l+PMfRJXqHuoUqQ6q7Rki10XlMV YJkg== X-Gm-Message-State: APjAAAWbW37GNOYVyoopFS11HfZ6b5BSjKp1vUDn9hKjxFxTONVmRXFm /PiErrCdxmLJaLxDPssS68pW3jkh X-Google-Smtp-Source: APXvYqxDhFz9Mg6jRME+Pb5JgnyOr8wtDzca5R7ayCiHcrg9EPTTNaVUtjBUnOW4nepUdFmTI19jkA== X-Received: by 2002:adf:e2ca:: with SMTP id d10mr13102295wrj.250.1552938057398; Mon, 18 Mar 2019 12:40:57 -0700 (PDT) Return-Path: Received: from localhost.localdomain (cpc89244-aztw30-2-0-cust4998.18-1.cable.virginm.net. [86.31.179.135]) by smtp.gmail.com with ESMTPSA id s10sm4583941wrv.56.2019.03.18.12.40.56 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 18 Mar 2019 12:40:56 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, airlied@linux.ie, daniel@ffwll.ch, robh+dt@kernel.org, mark.rutland@arm.com, p.zabel@pengutronix.de, xuwei5@hisilicon.com, mturquette@baylibre.com, sboyd@kernel.org Cc: john.stultz@linaro.org, dri-devel@lists.freedesktop.org, devicetree@vger.kernel.org, linux-clk@vger.kernel.org, yuq825@gmail.com Subject: [PATCH v1 3/6] arm64: dts: hisilicon: Add Mali-450 MP4 GPU DT entry Date: Mon, 18 Mar 2019 19:38:48 +0000 Message-Id: <1552937931-23050-4-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 2.7.4 In-Reply-To: <1552937931-23050-1-git-send-email-peter.griffin@linaro.org> References: <1552937931-23050-1-git-send-email-peter.griffin@linaro.org> hi6220 has a Mali450 MP4 so lets add it into the DT. Signed-off-by: Peter Griffin --- arch/arm64/boot/dts/hisilicon/hi6220.dtsi | 38 +++++++++++++++++++++++++++++++ 1 file changed, 38 insertions(+) -- 2.7.4 diff --git a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi index 108e2a4..2072b63 100644 --- a/arch/arm64/boot/dts/hisilicon/hi6220.dtsi +++ b/arch/arm64/boot/dts/hisilicon/hi6220.dtsi @@ -260,6 +260,7 @@ compatible = "hisilicon,hi6220-aoctrl", "syscon"; reg = <0x0 0xf7800000 0x0 0x2000>; #clock-cells = <1>; + #reset-cells = <1>; }; sys_ctrl: sys_ctrl@f7030000 { @@ -1021,6 +1022,43 @@ clock-names = "apb_pclk"; cpu = <&cpu7>; }; + + mali: gpu@f4080000 { + compatible = "hisilicon,hi6220-mali", "arm,mali-450"; + reg = <0x0 0xf4080000 0x0 0x00040000>; + interrupt-parent = <&gic>; + interrupts = , + , + , + , + , + , + , + , + , + , + ; + + interrupt-names = "gp", + "gpmmu", + "pp", + "pp0", + "ppmmu0", + "pp1", + "ppmmu1", + "pp2", + "ppmmu2", + "pp3", + "ppmmu3"; + clocks = <&media_ctrl HI6220_G3D_CLK>, + <&media_ctrl HI6220_G3D_PCLK>; + clock-names = "core", "bus"; + assigned-clocks = <&media_ctrl HI6220_G3D_CLK>, + <&media_ctrl HI6220_G3D_PCLK>; + assigned-clock-rates = <500000000>, <144000000>; + reset-names = "ao_g3d", "media_g3d"; + resets = <&ao_ctrl AO_G3D>, <&media_ctrl MEDIA_G3D>; + }; }; };