From patchwork Fri Feb 12 08:13:10 2016 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Auger Eric X-Patchwork-Id: 61825 Delivered-To: patches@linaro.org Received: by 10.112.43.199 with SMTP id y7csp676707lbl; Fri, 12 Feb 2016 00:14:20 -0800 (PST) X-Received: by 10.194.103.198 with SMTP id fy6mr341572wjb.48.1455264860049; Fri, 12 Feb 2016 00:14:20 -0800 (PST) Return-Path: Received: from mail-wm0-x234.google.com (mail-wm0-x234.google.com. [2a00:1450:400c:c09::234]) by mx.google.com with ESMTPS id df6si17652429wjc.222.2016.02.12.00.14.19 for (version=TLS1_2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 12 Feb 2016 00:14:20 -0800 (PST) Received-SPF: pass (google.com: domain of eric.auger@linaro.org designates 2a00:1450:400c:c09::234 as permitted sender) client-ip=2a00:1450:400c:c09::234; Authentication-Results: mx.google.com; spf=pass (google.com: domain of eric.auger@linaro.org designates 2a00:1450:400c:c09::234 as permitted sender) smtp.mailfrom=eric.auger@linaro.org; dkim=pass header.i=@linaro.org Received: by mail-wm0-x234.google.com with SMTP id p63so8869962wmp.1 for ; Fri, 12 Feb 2016 00:14:19 -0800 (PST) DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=linaro.org; s=google; h=from:to:cc:subject:date:message-id:in-reply-to:references; bh=CMdouB7hepqZCjZ3/O8LmiQdOc6Aer5cVPdjCblo9oI=; b=BnMNihJpY568SG1rQ7WfFwdr5sSblRWqyCIo5Z8z3iD8MDixKEOZauy+CvZyoVH5Rn rIsHPMbWjPz19PtSj2IBC+/O2WoEV2Y5yGp2YHXN8q7stMvAAUXR/bMuzKSuZoXYX5O6 H4Cyzlx8TAxy7vqzL+R+MnjVIdkE4tcFaAK9w= X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:from:to:cc:subject:date:message-id:in-reply-to :references; bh=CMdouB7hepqZCjZ3/O8LmiQdOc6Aer5cVPdjCblo9oI=; b=LxfuLWhOzG4eCW+QJY2qrd3R990JcsbPPiQ0o17N5Lx+tK7+wVSZxiDOCj7ZkwbobT BKxuISzXPNpGAjs0ULzvoHHpPIGJ4FbMHmExaZErd0TuV8WQ+9hHfS4CshR8+fKufE/Q h9Qbegip1MVmvFt+UED3M9z2LBYLvnikgWLiXK5+jk+tkHkgVywJd2ZOq5/sGW0955nL lVlwDsFFWbxvLoe4aK0/SQk2sJketV4aiubXG2GcoIUlfJPR2YIeCoz1k17lqYJrdq1y 95VnAj2Vjd+8oMIenIfMhY27b6SnoxHLo+nJe8fM3tYkXvWLpq9vAfuo74487+nBrbus m+IA== X-Gm-Message-State: AG10YOR0Oal7zZFpmU+noNSd9OFLDQwsTPN04Whemf0Z4MijLrdvRi5mKMsHUBRTVeOLMuM/SjU= X-Received: by 10.28.222.214 with SMTP id v205mr2711013wmg.92.1455264859646; Fri, 12 Feb 2016 00:14:19 -0800 (PST) Return-Path: Received: from new-host-17.home (LMontsouris-657-1-37-90.w80-11.abo.wanadoo.fr. [80.11.198.90]) by smtp.gmail.com with ESMTPSA id x66sm1243977wmb.20.2016.02.12.00.14.16 (version=TLS1_2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 12 Feb 2016 00:14:17 -0800 (PST) From: Eric Auger To: eric.auger@st.com, eric.auger@linaro.org, alex.williamson@redhat.com, will.deacon@arm.com, joro@8bytes.org, tglx@linutronix.de, jason@lakedaemon.net, marc.zyngier@arm.com, christoffer.dall@linaro.org, linux-arm-kernel@lists.infradead.org, kvmarm@lists.cs.columbia.edu, kvm@vger.kernel.org Cc: suravee.suthikulpanit@amd.com, patches@linaro.org, linux-kernel@vger.kernel.org, Manish.Jaggi@caviumnetworks.com, Bharat.Bhushan@freescale.com, pranav.sawargaonkar@gmail.com, p.fedin@samsung.com, iommu@lists.linux-foundation.org, sherry.hurwitz@amd.com, brijesh.singh@amd.com, leo.duran@amd.com, Thomas.Lendacky@amd.com Subject: [RFC v3 08/15] iommu/arm-smmu: implement iommu_get/put_single_reserved Date: Fri, 12 Feb 2016 08:13:10 +0000 Message-Id: <1455264797-2334-9-git-send-email-eric.auger@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1455264797-2334-1-git-send-email-eric.auger@linaro.org> References: <1455264797-2334-1-git-send-email-eric.auger@linaro.org> Implement the iommu_get/put_single_reserved API in arm-smmu. In order to track which physical address is already mapped we use the RB tree indexed by PA. Signed-off-by: Eric Auger --- v1 -> v2: - previously in vfio_iommu_type1.c --- drivers/iommu/arm-smmu.c | 114 +++++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 114 insertions(+) -- 1.9.1 diff --git a/drivers/iommu/arm-smmu.c b/drivers/iommu/arm-smmu.c index 729a4c6..9961bfd 100644 --- a/drivers/iommu/arm-smmu.c +++ b/drivers/iommu/arm-smmu.c @@ -1563,6 +1563,118 @@ static void arm_smmu_free_reserved_iova_domain(struct iommu_domain *domain) mutex_unlock(&smmu_domain->reserved_mutex); } +static int arm_smmu_get_single_reserved(struct iommu_domain *domain, + phys_addr_t addr, int prot, + dma_addr_t *iova) +{ + struct arm_smmu_domain *smmu_domain = to_smmu_domain(domain); + unsigned long order = __ffs(domain->ops->pgsize_bitmap); + size_t page_size = 1 << order; + phys_addr_t mask = page_size - 1; + phys_addr_t aligned_addr = addr & ~mask; + phys_addr_t offset = addr - aligned_addr; + struct arm_smmu_reserved_binding *b; + struct iova *p_iova; + struct iova_domain *iovad = smmu_domain->reserved_iova_domain; + int ret; + + if (!iovad) + return -EINVAL; + + mutex_lock(&smmu_domain->reserved_mutex); + + b = find_reserved_binding(smmu_domain, aligned_addr, page_size); + if (b) { + *iova = b->iova + offset; + kref_get(&b->kref); + ret = 0; + goto unlock; + } + + /* there is no existing reserved iova for this pa */ + p_iova = alloc_iova(iovad, 1, iovad->dma_32bit_pfn, true); + if (!p_iova) { + ret = -ENOMEM; + goto unlock; + } + *iova = p_iova->pfn_lo << order; + + b = kzalloc(sizeof(*b), GFP_KERNEL); + if (!b) { + ret = -ENOMEM; + goto free_iova_unlock; + } + + ret = arm_smmu_map(domain, *iova, aligned_addr, page_size, prot); + if (ret) + goto free_binding_iova_unlock; + + kref_init(&b->kref); + kref_get(&b->kref); + b->domain = smmu_domain; + b->addr = aligned_addr; + b->iova = *iova; + b->size = page_size; + + link_reserved_binding(smmu_domain, b); + + *iova += offset; + goto unlock; + +free_binding_iova_unlock: + kfree(b); +free_iova_unlock: + free_iova(smmu_domain->reserved_iova_domain, *iova >> order); +unlock: + mutex_unlock(&smmu_domain->reserved_mutex); + return ret; +} + +/* called with reserved_mutex locked */ +static void reserved_binding_release(struct kref *kref) +{ + struct arm_smmu_reserved_binding *b = + container_of(kref, struct arm_smmu_reserved_binding, kref); + struct arm_smmu_domain *smmu_domain = b->domain; + struct iommu_domain *d = &smmu_domain->domain; + unsigned long order = __ffs(b->size); + + + arm_smmu_unmap(d, b->iova, b->size); + free_iova(smmu_domain->reserved_iova_domain, b->iova >> order); + unlink_reserved_binding(smmu_domain, b); + kfree(b); +} + +static void arm_smmu_put_single_reserved(struct iommu_domain *domain, + dma_addr_t iova) +{ + unsigned long order; + phys_addr_t aligned_addr; + dma_addr_t aligned_iova, page_size, mask, offset; + struct arm_smmu_reserved_binding *b; + struct arm_smmu_domain *smmu_domain = to_smmu_domain(domain); + + order = __ffs(domain->ops->pgsize_bitmap); + page_size = (uint64_t)1 << order; + mask = page_size - 1; + + aligned_iova = iova & ~mask; + offset = iova - aligned_iova; + + aligned_addr = iommu_iova_to_phys(domain, aligned_iova); + + mutex_lock(&smmu_domain->reserved_mutex); + + b = find_reserved_binding(smmu_domain, aligned_addr, page_size); + if (!b) + goto unlock; + kref_put(&b->kref, reserved_binding_release); + +unlock: + mutex_unlock(&smmu_domain->reserved_mutex); +} + static struct iommu_ops arm_smmu_ops = { .capable = arm_smmu_capable, .domain_alloc = arm_smmu_domain_alloc, @@ -1580,6 +1692,8 @@ static struct iommu_ops arm_smmu_ops = { .domain_set_attr = arm_smmu_domain_set_attr, .alloc_reserved_iova_domain = arm_smmu_alloc_reserved_iova_domain, .free_reserved_iova_domain = arm_smmu_free_reserved_iova_domain, + .get_single_reserved = arm_smmu_get_single_reserved, + .put_single_reserved = arm_smmu_put_single_reserved, /* Page size bitmap, restricted during device attach */ .pgsize_bitmap = -1UL, };