From patchwork Thu Oct 1 15:56:19 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Maxime COQUELIN X-Patchwork-Id: 54377 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f199.google.com (mail-lb0-f199.google.com [209.85.217.199]) by patches.linaro.org (Postfix) with ESMTPS id 98E8623009 for ; Thu, 1 Oct 2015 15:58:13 +0000 (UTC) Received: by lbwr8 with SMTP id r8sf7886743lbw.0 for ; Thu, 01 Oct 2015 08:58:12 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:content-type:sender:precedence :list-id:x-original-sender:x-original-authentication-results :mailing-list:list-post:list-help:list-archive:list-unsubscribe; bh=Ctw51rgp28iVhRxT/aybVu1A9JGk8CaG8lZqFK/4QPs=; b=ZzXKclSdmQZYUJosf36wpdqOfusE1FWe8La6yEZoXYe18YVLkx0zuHf9T3PQpiFEXM rsm0xCN2wgzjDXy2ckbDUpXQvMMFB/V4gzDUz2FoQMwIu2Z2SC7aJPDPQwjVBbAzfsIY S+8DTGV9kyP9U9jroN5opA1o70Lt3zR/A8RV2FXVH9IsyMWYgxWQMTXFcfdDhberx6B4 n3f7JpXMuuN8f03LWlNZykocn5IHIA9aZwh/JWStf3K0x/+rjF6k2v2Jg58nsDX49NQU xw1GYCsjCqJSYo6pENdcyityYrUr7XVNSpAQlhh7YAKUmjx0+1RrL0yt/PMg1R/3yVsE p9bQ== X-Gm-Message-State: ALoCoQl3kwp8KAOyfGKggT1G/RHoEXYhdIsuh3ANwHls+UG6Ma1UPEFYsNONPISE6q+6TCWZ3Y+X X-Received: by 10.112.132.6 with SMTP id oq6mr1530409lbb.1.1443715092074; Thu, 01 Oct 2015 08:58:12 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.166.82 with SMTP id p79ls121638lfe.99.gmail; Thu, 01 Oct 2015 08:58:11 -0700 (PDT) X-Received: by 10.112.204.101 with SMTP id kx5mr3295887lbc.93.1443715091898; Thu, 01 Oct 2015 08:58:11 -0700 (PDT) Received: from mail-la0-f46.google.com (mail-la0-f46.google.com. [209.85.215.46]) by mx.google.com with ESMTPS id qb2si3154194lbb.85.2015.10.01.08.58.11 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 01 Oct 2015 08:58:11 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.46 as permitted sender) client-ip=209.85.215.46; Received: by lahh2 with SMTP id h2so77621525lah.0 for ; Thu, 01 Oct 2015 08:58:11 -0700 (PDT) X-Received: by 10.25.145.132 with SMTP id t126mr2079500lfd.88.1443715091777; Thu, 01 Oct 2015 08:58:11 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp695500lbq; Thu, 1 Oct 2015 08:58:10 -0700 (PDT) X-Received: by 10.107.131.134 with SMTP id n6mr11745154ioi.192.1443715090398; Thu, 01 Oct 2015 08:58:10 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id o66si5387201ioe.133.2015.10.01.08.58.09; Thu, 01 Oct 2015 08:58:10 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1756850AbbJAP6H (ORCPT + 30 others); Thu, 1 Oct 2015 11:58:07 -0400 Received: from mx07-00178001.pphosted.com ([62.209.51.94]:15859 "EHLO mx07-00178001.pphosted.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753554AbbJAP45 (ORCPT ); Thu, 1 Oct 2015 11:56:57 -0400 Received: from pps.filterd (m0046668.ppops.net [127.0.0.1]) by mx07-00178001.pphosted.com (8.14.5/8.14.5) with SMTP id t91FriHq006701; Thu, 1 Oct 2015 17:56:29 +0200 Received: from beta.dmz-eu.st.com (beta.dmz-eu.st.com [164.129.1.35]) by mx07-00178001.pphosted.com with ESMTP id 1x8edrnrbu-1 (version=TLSv1/SSLv3 cipher=DHE-RSA-AES256-SHA bits=256 verify=NOT); Thu, 01 Oct 2015 17:56:29 +0200 Received: from zeta.dmz-eu.st.com (zeta.dmz-eu.st.com [164.129.230.9]) by beta.dmz-eu.st.com (STMicroelectronics) with ESMTP id F3C9B38; Thu, 1 Oct 2015 15:56:08 +0000 (GMT) Received: from Webmail-eu.st.com (Safex1hubcas23.st.com [10.75.90.46]) by zeta.dmz-eu.st.com (STMicroelectronics) with ESMTP id 4085EA690; Thu, 1 Oct 2015 15:56:27 +0000 (GMT) Received: from localhost (10.201.23.80) by webmail-ga.st.com (10.75.90.48) with Microsoft SMTP Server (TLS) id 14.3.224.2; Thu, 1 Oct 2015 17:56:26 +0200 From: Maxime Coquelin To: Giuseppe Cavallaro , , , , , CC: , , Subject: [PATCH 1/4] ARM: dts: Fix RGMII pinctrl timings Date: Thu, 1 Oct 2015 17:56:19 +0200 Message-ID: <1443714982-16251-2-git-send-email-maxime.coquelin@st.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1443714982-16251-1-git-send-email-maxime.coquelin@st.com> References: <1443714982-16251-1-git-send-email-maxime.coquelin@st.com> MIME-Version: 1.0 X-Originating-IP: [10.201.23.80] X-Proofpoint-Virus-Version: vendor=fsecure engine=2.50.10432:5.14.151, 1.0.33, 0.0.0000 definitions=2015-10-01_05:2015-10-01, 2015-10-01, 1970-01-01 signatures=0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: maxime.coquelin@st.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.46 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , These new re-timing values provides a better stability on Ethernet link. Signed-off-by: Maxime Coquelin --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index 8fe542a..a538ae5 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -216,9 +216,9 @@ rxd2 = <&pio1 6 ALT1 IN DE_IO 0 CLK_A>; rxd3 = <&pio1 7 ALT1 IN DE_IO 0 CLK_A>; rxdv = <&pio2 0 ALT1 IN DE_IO 0 CLK_A>; - rxclk = <&pio2 2 ALT1 IN NICLK 500 CLK_A>; + rxclk = <&pio2 2 ALT1 IN NICLK 0 CLK_A>; clk125 = <&pio3 7 ALT4 IN NICLK 0 CLK_A>; - phyclk = <&pio2 3 ALT4 OUT NICLK 1750 CLK_B>; + phyclk = <&pio2 3 ALT4 OUT NICLK 1250 CLK_B>; }; };