From patchwork Mon Sep 28 12:37:42 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 54194 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f72.google.com (mail-la0-f72.google.com [209.85.215.72]) by patches.linaro.org (Postfix) with ESMTPS id CCE7922DEE for ; Mon, 28 Sep 2015 12:38:50 +0000 (UTC) Received: by lamf6 with SMTP id f6sf86214420lam.1 for ; Mon, 28 Sep 2015 05:38:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=4r/6y7x4W2iIBXWGzPRpCiLL3EcJH8np/+VRCDLeJ00=; b=DrPXx98HPR5wYSfvGI9B9RRIsUl8Ol6qkMpFdUdZO08Zy88GJ2JyeHuJq2t4zyrVjt a6Sk2Frqb89ZKI6UnD+ipEkxbUylnChV8ayyWUGDl86F3umSfaYeCmNIpHlh+goHnUfK N+i4lGQgxUJ7LTPiDsGfewi2NNzmaxtwZz49VhTyyiIzir4pCXfhJ8GdhK0O+r2YKqOW 6/EHQQE5SNV8rUOzIBVqp4ioRZcrK7/fS9ssS3XLrtbSzzHf1foLfbM6wlKZrpKR5MbT azf0cyXNqHHjy0xCOrh3ZL1fkpTXc2XVngOFsuL7WUVKwRn37Hrkn+qIypUv5diqKNXT skXQ== X-Gm-Message-State: ALoCoQk3N7eTRpGY8i/O4kw8jkMcetJ8mR0ZMXxqYqRDPkGXu+v3tQOV4SoHHhcIfblXgqIhWkJq X-Received: by 10.180.106.197 with SMTP id gw5mr2808826wib.7.1443443929595; Mon, 28 Sep 2015 05:38:49 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.25.24.158 with SMTP id 30ls344815lfy.3.gmail; Mon, 28 Sep 2015 05:38:49 -0700 (PDT) X-Received: by 10.152.27.70 with SMTP id r6mr5317734lag.67.1443443929412; Mon, 28 Sep 2015 05:38:49 -0700 (PDT) Received: from mail-la0-f41.google.com (mail-la0-f41.google.com. [209.85.215.41]) by mx.google.com with ESMTPS id o10si4880873laf.152.2015.09.28.05.38.49 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 28 Sep 2015 05:38:49 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) client-ip=209.85.215.41; Received: by labzv5 with SMTP id zv5so13241587lab.1 for ; Mon, 28 Sep 2015 05:38:49 -0700 (PDT) X-Received: by 10.152.170.225 with SMTP id ap1mr5325660lac.72.1443443929294; Mon, 28 Sep 2015 05:38:49 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1534674lbq; Mon, 28 Sep 2015 05:38:48 -0700 (PDT) X-Received: by 10.107.9.194 with SMTP id 63mr22949469ioj.122.1443443923986; Mon, 28 Sep 2015 05:38:43 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id n8si11402101igv.46.2015.09.28.05.38.43; Mon, 28 Sep 2015 05:38:43 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S933542AbbI1Mif (ORCPT + 30 others); Mon, 28 Sep 2015 08:38:35 -0400 Received: from mail-wi0-f173.google.com ([209.85.212.173]:36302 "EHLO mail-wi0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S933512AbbI1Mic (ORCPT ); Mon, 28 Sep 2015 08:38:32 -0400 Received: by wicgb1 with SMTP id gb1so102088999wic.1 for ; Mon, 28 Sep 2015 05:38:31 -0700 (PDT) X-Received: by 10.180.10.101 with SMTP id h5mr19110897wib.27.1443443911115; Mon, 28 Sep 2015 05:38:31 -0700 (PDT) Received: from localhost.localdomain ([31.123.20.10]) by smtp.gmail.com with ESMTPSA id t7sm18129171wib.1.2015.09.28.05.38.29 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 28 Sep 2015 05:38:30 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, maxime.coquelin@st.com, patrice.chotard@st.com, srinivas.kandagatla@gmail.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org, Christophe Kerello Subject: [PATCH v2 06/11] ARM: DT: STiH407: Add NAND flash controller pin configuration Date: Mon, 28 Sep 2015 13:37:42 +0100 Message-Id: <1443443867-4099-7-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1443443867-4099-1-git-send-email-peter.griffin@linaro.org> References: <1443443867-4099-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds NAND flash support controller pin configuration for STiH407 family silicon. Signed-off-by: Christophe Kerello Signed-off-by: Peter Griffin Acked-by: Lee Jones Acked-by: Patrice Chotard --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 23 +++++++++++++++++++++++ 1 file changed, 23 insertions(+) diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index b7a405f..d281f9c 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -1085,6 +1085,29 @@ }; }; }; + + nand { + pinctrl_nand: nand { + st,pins { + nand_cs1 = <&pio40 6 ALT3 OUT>; + nand_cs0 = <&pio40 7 ALT3 OUT>; + nand_d0 = <&pio41 0 ALT3 BIDIR>; + nand_d1 = <&pio41 1 ALT3 BIDIR>; + nand_d2 = <&pio41 2 ALT3 BIDIR>; + nand_d3 = <&pio41 3 ALT3 BIDIR>; + nand_d4 = <&pio41 4 ALT3 BIDIR>; + nand_d5 = <&pio41 5 ALT3 BIDIR>; + nand_d6 = <&pio41 6 ALT3 BIDIR>; + nand_d7 = <&pio41 7 ALT3 BIDIR>; + nand_we = <&pio42 0 ALT3 OUT>; + nand_dqs = <&pio42 1 ALT3 OUT>; + nand_ale = <&pio42 2 ALT3 OUT>; + nand_cle = <&pio42 3 ALT3 OUT>; + nand_rnb = <&pio42 4 ALT3 IN>; + nand_oe = <&pio42 5 ALT3 OUT>; + }; + }; + }; }; }; };