From patchwork Fri Sep 11 17:06:31 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 53487 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f197.google.com (mail-lb0-f197.google.com [209.85.217.197]) by patches.linaro.org (Postfix) with ESMTPS id E800F215BF for ; Fri, 11 Sep 2015 17:08:46 +0000 (UTC) Received: by lbbmp1 with SMTP id mp1sf26566168lbb.2 for ; Fri, 11 Sep 2015 10:08:45 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=Pii+wKI2LpZULfkZaDDr6WVeOIFbBnDs8h2hMAS0JYE=; b=ec683JIHxrEZ3x/HYFBiyk74vB3NdKgjKhMMFlJ1bFRlNgLKqpJppQ9ei0rgVl3xXU 0o/RiDTu+FXshRuyK8CDkHOKJ+Ps8QduuMf6/vIQTM4x+eNDYVZ7/f8zHKKEtxC9l+JB /FyIqcUwdpBk7KVId14d3/kcMEgDNmF6A/EqUtxSaoYEa4Cht59BUGK5hcLohZ2yjN+h RtPogUIGkntGjl082El6ZWDJUlb6RgYEOH4JNUJhDoRYbPawJIZW0jvTISfeH25hN/hU 1uRjS/6FmAG4ScaIf28s6rTkguOFapjdmU7FoJYXv0IAjAsONEjEQIGx8EHYq/EL8gdC C4+A== X-Gm-Message-State: ALoCoQlKDBpd7Yj6s90+ZyRA5mJgpqygJ65CXmqck95s1b11Ajb5RZd9scdgXmgqMHpm8iaCuE0Z X-Received: by 10.194.57.200 with SMTP id k8mr1925104wjq.2.1441991325901; Fri, 11 Sep 2015 10:08:45 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.178.163 with SMTP id cz3ls355475lac.45.gmail; Fri, 11 Sep 2015 10:08:45 -0700 (PDT) X-Received: by 10.112.172.201 with SMTP id be9mr42042328lbc.39.1441991325705; Fri, 11 Sep 2015 10:08:45 -0700 (PDT) Received: from mail-lb0-f175.google.com (mail-lb0-f175.google.com. [209.85.217.175]) by mx.google.com with ESMTPS id tt2si815616lbb.13.2015.09.11.10.08.45 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Fri, 11 Sep 2015 10:08:45 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.175 as permitted sender) client-ip=209.85.217.175; Received: by lbcao8 with SMTP id ao8so42961587lbc.3 for ; Fri, 11 Sep 2015 10:08:45 -0700 (PDT) X-Received: by 10.152.7.210 with SMTP id l18mr7892197laa.86.1441991325562; Fri, 11 Sep 2015 10:08:45 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.59.35 with SMTP id w3csp1734026lbq; Fri, 11 Sep 2015 10:08:44 -0700 (PDT) X-Received: by 10.50.138.76 with SMTP id qo12mr5858823igb.38.1441991324552; Fri, 11 Sep 2015 10:08:44 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id x10si54890igl.57.2015.09.11.10.08.43; Fri, 11 Sep 2015 10:08:44 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of linux-kernel-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753922AbbIKRI3 (ORCPT + 28 others); Fri, 11 Sep 2015 13:08:29 -0400 Received: from mail-wi0-f177.google.com ([209.85.212.177]:35102 "EHLO mail-wi0-f177.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753836AbbIKRHH (ORCPT ); Fri, 11 Sep 2015 13:07:07 -0400 Received: by wicge5 with SMTP id ge5so70903851wic.0 for ; Fri, 11 Sep 2015 10:07:05 -0700 (PDT) X-Received: by 10.194.175.200 with SMTP id cc8mr87668176wjc.87.1441991225791; Fri, 11 Sep 2015 10:07:05 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by smtp.gmail.com with ESMTPSA id c11sm87994wib.1.2015.09.11.10.07.04 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Fri, 11 Sep 2015 10:07:05 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, srinivas.kandagatla@gmail.com, maxime.coquelin@st.com, patrice.chotard@st.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org, Nebil BEN MEFTEH Subject: [PATCH 08/11] ARM: DT: STiH407: Add SD pinctrl config for mmc0 controller Date: Fri, 11 Sep 2015 18:06:31 +0100 Message-Id: <1441991194-11948-9-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1441991194-11948-1-git-send-email-peter.griffin@linaro.org> References: <1441991194-11948-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.175 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , This patch adds the missing SD pinctrl config for mmc/sd controller 0. This is required to enable the B2144A daughter board that exposes this controller as a sd slot. Signed-off-by: Nebil BEN MEFTEH Signed-off-by: Nebil BEN MEFTEH Acked-by: Giuseppe Cavallaro Acked-by: Patrice Chotard Signed-off-by: Patrice Chotard Signed-off-by: Peter Griffin --- arch/arm/boot/dts/stih407-pinctrl.dtsi | 15 +++++++++++++++ 1 file changed, 15 insertions(+) diff --git a/arch/arm/boot/dts/stih407-pinctrl.dtsi b/arch/arm/boot/dts/stih407-pinctrl.dtsi index 798d901..3cd7e2a 100644 --- a/arch/arm/boot/dts/stih407-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih407-pinctrl.dtsi @@ -883,6 +883,21 @@ emmc_d7 = <&pio41 7 ALT1 BIDIR_PU>; }; }; + pinctrl_sd0: sd0-0 { + st,pins { + sd_clk = <&pio40 6 ALT1 BIDIR>; + sd_cmd = <&pio40 7 ALT1 BIDIR_PU>; + sd_dat0 = <&pio41 0 ALT1 BIDIR_PU>; + sd_dat1 = <&pio41 1 ALT1 BIDIR_PU>; + sd_dat2 = <&pio41 2 ALT1 BIDIR_PU>; + sd_dat3 = <&pio41 3 ALT1 BIDIR_PU>; + sd_led = <&pio42 0 ALT2 OUT>; + sd_pwren = <&pio42 2 ALT2 OUT>; + sd_vsel = <&pio42 3 ALT2 OUT>; + sd_cd = <&pio42 4 ALT2 IN>; + sd_wp = <&pio42 5 ALT2 IN>; + }; + }; }; fsm {