From patchwork Mon Aug 24 18:56:31 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Vaibhav Hiremath X-Patchwork-Id: 52647 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by patches.linaro.org (Postfix) with ESMTPS id D8DB122EA3 for ; Mon, 24 Aug 2015 18:59:28 +0000 (UTC) Received: by wilj18 with SMTP id j18sf30086966wil.0 for ; Mon, 24 Aug 2015 11:59:28 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=yJI8s+q206SEFWVhB1aZwstzVXvKsyiSzmabyQEC5Os=; b=je1g3dtKkpkmVu3/ww112X27ZcYOKiMO9P5QUNYMlG4fRBXQIJzAItwwThFwDKqcmT Ycaa8AnYPWSesoZm60SPvk9NRl3tayjwtBzFL5l0L6jBbpmRdA4mn4Gok2fMJj5Sb/BX XQNT/8qAdfGZa2CZfFxLJmRXyHB2wjT91O3iQ/WdfFU+BzaBo17RH2dR1MTRAnEquF06 zZgIIDQb0XE9zMT9fisHd5BdNHCcK+sqB+/C1Uu40CWdMU62eHSevGkt47fUPsbYzqO3 0F5fHies86gsbFI7f5ifv/zS7LLy19QU59+0OlhxMooEJzmw0zDLj1iV9Wksaunr1IzB iUCQ== X-Gm-Message-State: ALoCoQlOxLyF15jhsc61hAmFXKLEKi+8xB55TryKZS1r7myNPD/Wzq+GQNm32bmusPdRHETyEW9s X-Received: by 10.112.173.230 with SMTP id bn6mr7179886lbc.15.1440442768089; Mon, 24 Aug 2015 11:59:28 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.29.170 with SMTP id l10ls601505lah.82.gmail; Mon, 24 Aug 2015 11:59:27 -0700 (PDT) X-Received: by 10.152.37.67 with SMTP id w3mr21757328laj.123.1440442767944; Mon, 24 Aug 2015 11:59:27 -0700 (PDT) Received: from mail-lb0-f180.google.com (mail-lb0-f180.google.com. [209.85.217.180]) by mx.google.com with ESMTPS id rz7si13987582lbb.129.2015.08.24.11.59.27 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Mon, 24 Aug 2015 11:59:27 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.180 as permitted sender) client-ip=209.85.217.180; Received: by lbbtg9 with SMTP id tg9so86331204lbb.1 for ; Mon, 24 Aug 2015 11:59:27 -0700 (PDT) X-Received: by 10.152.170.230 with SMTP id ap6mr22102704lac.73.1440442767824; Mon, 24 Aug 2015 11:59:27 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.162.200 with SMTP id yc8csp2669330lbb; Mon, 24 Aug 2015 11:59:26 -0700 (PDT) X-Received: by 10.70.109.136 with SMTP id hs8mr49056557pdb.160.1440442764681; Mon, 24 Aug 2015 11:59:24 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id lz4si28918357pab.96.2015.08.24.11.59.23; Mon, 24 Aug 2015 11:59:24 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755335AbbHXS7G (ORCPT + 8 others); Mon, 24 Aug 2015 14:59:06 -0400 Received: from mail-pa0-f48.google.com ([209.85.220.48]:33384 "EHLO mail-pa0-f48.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755334AbbHXS7E (ORCPT ); Mon, 24 Aug 2015 14:59:04 -0400 Received: by pacti10 with SMTP id ti10so30122061pac.0 for ; Mon, 24 Aug 2015 11:59:03 -0700 (PDT) X-Received: by 10.66.193.73 with SMTP id hm9mr49487955pac.105.1440442743373; Mon, 24 Aug 2015 11:59:03 -0700 (PDT) Received: from localhost.localdomain ([202.62.77.106]) by smtp.gmail.com with ESMTPSA id hh3sm18260418pbc.8.2015.08.24.11.58.59 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Mon, 24 Aug 2015 11:59:02 -0700 (PDT) From: Vaibhav Hiremath To: linux-arm-kernel@lists.infradead.org Cc: robh+dt@kernel.org, mturquette@baylibre.com, lee.jones@linaro.org, k.kozlowski@samsung.com, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org, linux-clk@vger.kernel.org, Vaibhav Hiremath Subject: [PATCH-v2 2/5] mfd: 88pm800: Update the header file with 32K clk related macros Date: Tue, 25 Aug 2015 00:26:31 +0530 Message-Id: <1440442594-3102-4-git-send-email-vaibhav.hiremath@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1440442594-3102-1-git-send-email-vaibhav.hiremath@linaro.org> References: <1440442594-3102-1-git-send-email-vaibhav.hiremath@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: vaibhav.hiremath@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.180 as permitted sender) smtp.mailfrom=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Update header file with required macros for 32KHz buffered clock output of 88PM800 family of device. These macros will be used in clk provider driver. Signed-off-by: Vaibhav Hiremath --- include/linux/mfd/88pm80x.h | 12 ++++++++++++ 1 file changed, 12 insertions(+) diff --git a/include/linux/mfd/88pm80x.h b/include/linux/mfd/88pm80x.h index 122cfd2..0215d5f 100644 --- a/include/linux/mfd/88pm80x.h +++ b/include/linux/mfd/88pm80x.h @@ -91,6 +91,7 @@ enum { /* Referance and low power registers */ #define PM800_LOW_POWER1 (0x20) #define PM800_LOW_POWER2 (0x21) +#define PM800_LOW_POWER2_XO_LJ_EN BIT(5) #define PM800_LOW_POWER_CONFIG3 (0x22) #define PM800_LDOBK_FREEZE BIT(7) @@ -138,6 +139,13 @@ enum { #define PM800_ALARM BIT(5) #define PM800_RTC1_USE_XO BIT(7) +#define PM800_32K_OUTX_SEL_MASK 0x3 +/* 32KHz clk output sel mode */ +#define PM800_32K_OUTX_SEL_ZERO 0x0 +#define PM800_32K_OUTX_SEL_INT_32KHZ 0x1 +#define PM800_32K_OUTX_SEL_XO_32KHZ 0x2 +#define PM800_32K_OUTX_SEL_HIZ 0x3 + /* Regulator Control Registers: BUCK1,BUCK5,LDO1 have DVC */ /* buck registers */ @@ -208,6 +216,10 @@ enum { #define PM800_PMOD_MEAS1 0x52 #define PM800_PMOD_MEAS2 0x53 +/* Oscillator control */ +#define PM800_OSC_CNTRL1 0x50 +#define PM800_OSC_CNTRL1_OSC_FREERUN_EN BIT(1) + #define PM800_GPADC0_MEAS1 0x54 #define PM800_GPADC0_MEAS2 0x55 #define PM800_GPADC1_MEAS1 0x56