From patchwork Sun Jun 14 11:22:15 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Joachim Eastwood X-Patchwork-Id: 49841 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f71.google.com (mail-la0-f71.google.com [209.85.215.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 4B337211FD for ; Sun, 14 Jun 2015 11:22:59 +0000 (UTC) Received: by lagh1 with SMTP id h1sf2329345lag.2 for ; Sun, 14 Jun 2015 04:22:58 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=5WZ7mE51/DHTJf3LgHkWPhY2/dLGdol54S1C1Pf4bWo=; b=L2nORvci0bYJ//Jpdnx0MMqps8pb5bNwKD4ThU/gRAok/f4/mX5EE3HRw4+HbGGtIC ktoT618CI9nvmAvsaO6gzLnbKr3N0rbVh2g60lQnQMakx+783XFk99yCFbWS0qOdHfh8 rF+seYLLZGfHPNjK89cM2Nmen2bomMcslZaBxMO0six6eMhYONF8TMeUuCyZN2jSAjmK Ogpk5crDWcEfl2IMBKFqwyU9KG3NIu3awx+65CSIdxzL4ciG2cyV4kfoz2H8tBBqIPnV AS5bBPjgyu1SJq2NuasS2Tx+m1llLxab/rQrplj5CG4qQ2Jk6QEV9a74bRB+wTU+uEWm mqJg== X-Gm-Message-State: ALoCoQkJ3wzWkKo8D+I5cQGMLMfUDp9WX0EV1jw754ywYBpSwVEq8bLJAkoxXrWhB6zRGPh61E+R X-Received: by 10.194.47.179 with SMTP id e19mr24382303wjn.4.1434280978303; Sun, 14 Jun 2015 04:22:58 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.37.40 with SMTP id v8ls714586laj.88.gmail; Sun, 14 Jun 2015 04:22:58 -0700 (PDT) X-Received: by 10.112.132.9 with SMTP id oq9mr22623982lbb.26.1434280978059; Sun, 14 Jun 2015 04:22:58 -0700 (PDT) Received: from mail-la0-x22c.google.com (mail-la0-x22c.google.com. [2a00:1450:4010:c03::22c]) by mx.google.com with ESMTPS id c4si7942720lbd.9.2015.06.14.04.22.58 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Sun, 14 Jun 2015 04:22:58 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2a00:1450:4010:c03::22c as permitted sender) client-ip=2a00:1450:4010:c03::22c; Received: by lacny3 with SMTP id ny3so22558720lac.3 for ; Sun, 14 Jun 2015 04:22:58 -0700 (PDT) X-Received: by 10.112.219.70 with SMTP id pm6mr22264562lbc.41.1434280977952; Sun, 14 Jun 2015 04:22:57 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp790502lbb; Sun, 14 Jun 2015 04:22:56 -0700 (PDT) X-Received: by 10.66.66.65 with SMTP id d1mr38976413pat.22.1434280976089; Sun, 14 Jun 2015 04:22:56 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gv11si13111205pbd.79.2015.06.14.04.22.55; Sun, 14 Jun 2015 04:22:56 -0700 (PDT) Received-SPF: pass (google.com: best guess record for domain of devicetree-owner@vger.kernel.org designates 209.132.180.67 as permitted sender) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751185AbbFNLWx (ORCPT + 7 others); Sun, 14 Jun 2015 07:22:53 -0400 Received: from mail-lb0-f177.google.com ([209.85.217.177]:36386 "EHLO mail-lb0-f177.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751361AbbFNLWv (ORCPT ); Sun, 14 Jun 2015 07:22:51 -0400 Received: by lbbqq2 with SMTP id qq2so38754775lbb.3; Sun, 14 Jun 2015 04:22:50 -0700 (PDT) X-Received: by 10.152.43.69 with SMTP id u5mr22362431lal.119.1434280970263; Sun, 14 Jun 2015 04:22:50 -0700 (PDT) Received: from localhost.localdomain (141.89-11-213.nextgentel.com. [89.11.213.141]) by mx.google.com with ESMTPSA id x9sm1949746lag.18.2015.06.14.04.22.49 (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Sun, 14 Jun 2015 04:22:49 -0700 (PDT) From: Joachim Eastwood To: vinod.koul@intel.com, linus.walleij@linaro.org, arnd@arndb.de Cc: rmk+kernel@arm.linux.org.uk, peter.ujfalusi@ti.com, dmaengine@vger.kernel.org, linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, Joachim Eastwood Subject: [PATCH RFC 2/4] doc: dt: dma: add binding doc for pl08x Date: Sun, 14 Jun 2015 13:22:15 +0200 Message-Id: <1434280937-8369-3-git-send-email-manabian@gmail.com> X-Mailer: git-send-email 1.8.0 In-Reply-To: <1434280937-8369-1-git-send-email-manabian@gmail.com> References: <1434280937-8369-1-git-send-email-manabian@gmail.com> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Original-Sender: manabian@gmail.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2a00:1450:4010:c03::22c as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org; dkim=neutral (body hash did not verify) header.i=@gmail.com; dmarc=fail (p=NONE dis=NONE) header.from=gmail.com Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Linus Walleij This introduces device tree bindings for the PL08x DMA controllers when used with fixed signal assignment per channel, i.e. if each channel on the PL08x is assigned precisely one burst/single signal set. [je: remove channel sub-node parsing, use cell value to assign AHB] Signed-off-by: Linus Walleij Signed-off-by: Joachim Eastwood --- .../devicetree/bindings/dma/arm-pl08x.txt | 54 ++++++++++++++++++++++ 1 file changed, 54 insertions(+) create mode 100644 Documentation/devicetree/bindings/dma/arm-pl08x.txt diff --git a/Documentation/devicetree/bindings/dma/arm-pl08x.txt b/Documentation/devicetree/bindings/dma/arm-pl08x.txt new file mode 100644 index 000000000000..8a0097a029d3 --- /dev/null +++ b/Documentation/devicetree/bindings/dma/arm-pl08x.txt @@ -0,0 +1,54 @@ +* ARM PrimeCells PL080 and PL081 and derivatives DMA controller + +Required properties: +- compatible: "arm,pl080", "arm,primecell"; + "arm,pl081", "arm,primecell"; +- reg: Address range of the PL08x registers +- interrupt: The PL08x interrupt number +- clocks: The clock running the IP core clock +- clock-names: Must contain "apb_pclk" +- lli-bus-interface-ahb1: if AHB master 1 is eligible for fetching LLIs +- lli-bus-interface-ahb2: if AHB master 2 is eligible for fetching LLIs +- mem-bus-interface-ahb1: if AHB master 1 is eligible for fetching memory contents +- mem-bus-interface-ahb2: if AHB master 2 is eligible for fetching memory contents +- #dma-cells: must be <2>. First cell should contain the DMA request, + second cell should contain either 1 or 2 depending on + which AHB master that is used. + +Optional properties: +- dma-channels: contains the total number of DMA channels supported by the DMAC +- dma-requests: contains the total number of DMA requests supported by the DMAC +- memcpy-burst-size: the size of the bursts for memcpy: 1, 4, 8, 16, 32 + 64, 128 or 256 bytes are legal values +- memcpy-bus-width: the bus width used for memcpy: 8, 16 or 32 are legal + values + +Clients +Required properties: +- dmas: List of DMA controller phandle, request channel and AHB master id +- dma-names: Names of the aforementioned requested channels + +Example: + +dmac0: dma-controller@10130000 { + compatible = "arm,pl080", "arm,primecell"; + reg = <0x10130000 0x1000>; + interrupt-parent = <&vica>; + interrupts = <15>; + clocks = <&hclkdma0>; + clock-names = "apb_pclk"; + lli-bus-interface-ahb1; + lli-bus-interface-ahb2; + mem-bus-interface-ahb2; + memcpy-burst-size = <256>; + memcpy-bus-width = <32>; + #dma-cells = <2>; +}; + +device@40008000 { + ... + dmas = <&dmac0 0 2 + &dmac0 1 2>; + dma-names = "tx", "rx"; + ... +};