From patchwork Tue May 12 12:51:39 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 48340 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wg0-f71.google.com (mail-wg0-f71.google.com [74.125.82.71]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0DC962121F for ; Tue, 12 May 2015 12:52:30 +0000 (UTC) Received: by wgiv13 with SMTP id v13sf1629049wgi.3 for ; Tue, 12 May 2015 05:52:29 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=CpLysczWGnmL5D6aVKv30iljFdmMib37SBuOjSnjJXA=; b=KRH2VMEazfDQ4/vt/ABL6Zo08dV0xgeDTVwct37bvOJ86ALxr9QdTt3GkZ9mLPYUjO og8mJH6/d1ri7Dj2f+SHdj0ynmeHUjM6FLyQJPgngjDd/iYQqxvBNKv0nt2lcEFdk+iI jJ8EgcFohc0QsKPQ8AtsVSjSwG0i17rLWaRsro6R0JtsssAelvRR3ZoQzcmdhqN56N2x n8UD5f+OlS02cpfRg8HIKaNGiEYU6Eu3JESbXiLAPH1dTRfNh/rEe1J9250OKcNpwuF6 H7lMHY11JSA2O2RRx0oBnrx0raJ6l+QAwcPaXBfnch0NzlOGteFz0fKhfj4lf7SSHdkG 1+EQ== X-Gm-Message-State: ALoCoQnW+sQTLAHTXKK6j1E3xdFb1bqiG3uFJgn48L7xkZYQh+uJTWwSnE7p576V3kku8GRSTMzV X-Received: by 10.112.14.101 with SMTP id o5mr10635258lbc.3.1431435149131; Tue, 12 May 2015 05:52:29 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.239.130 with SMTP id vs2ls23714lac.97.gmail; Tue, 12 May 2015 05:52:29 -0700 (PDT) X-Received: by 10.152.183.200 with SMTP id eo8mr12110195lac.57.1431435148991; Tue, 12 May 2015 05:52:28 -0700 (PDT) Received: from mail-lb0-f179.google.com (mail-lb0-f179.google.com. [209.85.217.179]) by mx.google.com with ESMTPS id rh10si10309635lbb.105.2015.05.12.05.52.28 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 12 May 2015 05:52:28 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.179 as permitted sender) client-ip=209.85.217.179; Received: by lbcga7 with SMTP id ga7so4973002lbc.1 for ; Tue, 12 May 2015 05:52:28 -0700 (PDT) X-Received: by 10.152.9.66 with SMTP id x2mr11940813laa.36.1431435148700; Tue, 12 May 2015 05:52:28 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.108.230 with SMTP id hn6csp2071868lbb; Tue, 12 May 2015 05:52:27 -0700 (PDT) X-Received: by 10.68.213.198 with SMTP id nu6mr2870852pbc.60.1431435146860; Tue, 12 May 2015 05:52:26 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id lc15si22464279pab.25.2015.05.12.05.52.26; Tue, 12 May 2015 05:52:26 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932802AbbELMwB (ORCPT + 6 others); Tue, 12 May 2015 08:52:01 -0400 Received: from mail-wi0-f173.google.com ([209.85.212.173]:37155 "EHLO mail-wi0-f173.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932755AbbELMv7 (ORCPT ); Tue, 12 May 2015 08:51:59 -0400 Received: by widdi4 with SMTP id di4so14030769wid.0 for ; Tue, 12 May 2015 05:51:58 -0700 (PDT) X-Received: by 10.194.204.230 with SMTP id lb6mr29615116wjc.63.1431435118170; Tue, 12 May 2015 05:51:58 -0700 (PDT) Received: from localhost.localdomain (host81-129-169-99.range81-129.btcentralplus.com. [81.129.169.99]) by mx.google.com with ESMTPSA id u9sm23137635wju.44.2015.05.12.05.51.56 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 12 May 2015 05:51:57 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: kernel@stlinux.com, devicetree@vger.kernel.org, Lee Jones , Ajit Pal Singh Subject: [PATCH 02/13] ARM: STi: STiH416: Add Pinctrl settings for PWM Date: Tue, 12 May 2015 13:51:39 +0100 Message-Id: <1431435110-22595-3-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1431435110-22595-1-git-send-email-lee.jones@linaro.org> References: <1431435110-22595-1-git-send-email-lee.jones@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.179 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Supply the Pinctrl configuration to enable PWM{0,1} lines on STiH416 based development boards. Signed-off-by: Ajit Pal Singh Signed-off-by: Lee Jones --- arch/arm/boot/dts/stih416-pinctrl.dtsi | 50 ++++++++++++++++++++++++++++++++++ 1 file changed, 50 insertions(+) diff --git a/arch/arm/boot/dts/stih416-pinctrl.dtsi b/arch/arm/boot/dts/stih416-pinctrl.dtsi index 9cccf2d..051fc16 100644 --- a/arch/arm/boot/dts/stih416-pinctrl.dtsi +++ b/arch/arm/boot/dts/stih416-pinctrl.dtsi @@ -216,6 +216,29 @@ }; }; }; + + pwm1 { + pinctrl_pwm1_chan0_default: pwm1-0-default { + st,pins { + pwm-out = <&pio3 0 ALT1 OUT>; + }; + }; + pinctrl_pwm1_chan1_default: pwm1-1-default { + st,pins { + pwm-out = <&pio4 4 ALT1 OUT>; + }; + }; + pinctrl_pwm1_chan2_default: pwm1-2-default { + st,pins { + pwm-out = <&pio4 6 ALT3 OUT>; + }; + }; + pinctrl_pwm1_chan3_default: pwm1-3-default { + st,pins { + pwm-out = <&pio4 7 ALT3 OUT>; + }; + }; + }; }; pin-controller-front { @@ -310,6 +333,14 @@ st,bank-name = "PIO31"; }; + pwm0 { + pinctrl_pwm0_chan0_default: pwm0-0-default { + st,pins { + pwm-out = <&pio9 7 ALT2 OUT>; + }; + }; + }; + serial2-oe { pinctrl_serial2_oe: serial2-1 { st,pins { @@ -540,6 +571,25 @@ }; }; }; + + pwm0 { + pinctrl_pwm0_chan1_default: pwm0-1-default { + st,pins { + pwm-out = <&pio13 2 ALT2 OUT>; + }; + }; + pinctrl_pwm0_chan2_default: pwm0-2-default { + st,pins { + pwm-out = <&pio15 2 ALT4 OUT>; + }; + }; + pinctrl_pwm0_chan3_default: pwm0-3-default { + st,pins { + pwm-out = <&pio17 4 ALT1 OUT>; + }; + }; + }; + }; pin-controller-fvdp-fe {