From patchwork Tue Mar 31 07:35:08 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Peter Griffin X-Patchwork-Id: 46574 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-lb0-f200.google.com (mail-lb0-f200.google.com [209.85.217.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 26F4B2159A for ; Tue, 31 Mar 2015 07:35:43 +0000 (UTC) Received: by lbbug6 with SMTP id ug6sf1740613lbb.3 for ; Tue, 31 Mar 2015 00:35:42 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=gtCjqNuH435Ivh/Ln2u+9plua1RkQQxV5dnCwZ5Mr9w=; b=MtshtdfF3fnlhjJgyzwVFWIiUCt46pi3KI846MEjaa+VQ2WHePFPrBfh9VppyZcQTE 8ShlsR5U8QL9uOzjLzxk8SMp/Y7QWpo66jJlRyt8/at7CqoxJGYW92XJuN82NUAj/NCk snq2VYMeDIeM7g9C/CBqX0IFdp2W56Js/jf/UDfKxlXSuaobVJIKcgRMesbw+kNO2UGj vGIr0NduO2M4727roB4HlPKatKB0b4VqKkDEg3ZzAWn8YF98ae2bjZiKpM6PeYD14IjA /JpHSI/yndOhxN2lKBMvyyjMLx9sT9/oadDgq96F5e8B6+FqNbhDV49DD8nsNeeD5/yy nAWQ== X-Gm-Message-State: ALoCoQmJP/X90yb3Hi4UvZRA0mS1CuDXDFb5o00/2iJZPNw0ppd3I4VL//lo4M496P8uzhhAebTS X-Received: by 10.152.23.7 with SMTP id i7mr1188278laf.1.1427787342151; Tue, 31 Mar 2015 00:35:42 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.87.70 with SMTP id v6ls664944laz.2.gmail; Tue, 31 Mar 2015 00:35:41 -0700 (PDT) X-Received: by 10.112.85.10 with SMTP id d10mr27564191lbz.62.1427787341780; Tue, 31 Mar 2015 00:35:41 -0700 (PDT) Received: from mail-la0-f54.google.com (mail-la0-f54.google.com. [209.85.215.54]) by mx.google.com with ESMTPS id e5si1018021lbm.108.2015.03.31.00.35.41 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 31 Mar 2015 00:35:41 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) client-ip=209.85.215.54; Received: by labe2 with SMTP id e2so6151266lab.3 for ; Tue, 31 Mar 2015 00:35:41 -0700 (PDT) X-Received: by 10.152.163.35 with SMTP id yf3mr3318323lab.86.1427787341532; Tue, 31 Mar 2015 00:35:41 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.57.201 with SMTP id k9csp1633348lbq; Tue, 31 Mar 2015 00:35:40 -0700 (PDT) X-Received: by 10.70.54.130 with SMTP id j2mr8007623pdp.122.1427787339496; Tue, 31 Mar 2015 00:35:39 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id wt5si18174770pbc.214.2015.03.31.00.35.38; Tue, 31 Mar 2015 00:35:39 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753403AbbCaHfg (ORCPT + 27 others); Tue, 31 Mar 2015 03:35:36 -0400 Received: from mail-wi0-f179.google.com ([209.85.212.179]:32959 "EHLO mail-wi0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753166AbbCaHfY (ORCPT ); Tue, 31 Mar 2015 03:35:24 -0400 Received: by wixm2 with SMTP id m2so8039984wix.0 for ; Tue, 31 Mar 2015 00:35:23 -0700 (PDT) X-Received: by 10.194.236.200 with SMTP id uw8mr69422844wjc.10.1427787323071; Tue, 31 Mar 2015 00:35:23 -0700 (PDT) Received: from localhost.localdomain (cpc14-aztw22-2-0-cust189.18-1.cable.virginm.net. [82.45.1.190]) by mx.google.com with ESMTPSA id l10sm19074059wje.15.2015.03.31.00.35.21 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 31 Mar 2015 00:35:22 -0700 (PDT) From: Peter Griffin To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, maxime.coquelin@st.com, patrice.chotard@st.com, tj@kernel.org, srinivas.kandagatla@gmail.com Cc: peter.griffin@linaro.org, lee.jones@linaro.org, devicetree@vger.kernel.org, linux-ide@vger.kernel.org Subject: [PATCH 2/3] ARM: DT: STi: STiH407: Add sata DT nodes. Date: Tue, 31 Mar 2015 08:35:08 +0100 Message-Id: <1427787309-1601-3-git-send-email-peter.griffin@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1427787309-1601-1-git-send-email-peter.griffin@linaro.org> References: <1427787309-1601-1-git-send-email-peter.griffin@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: peter.griffin@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.54 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Now that the miphy28lp is upstream, we can add the sata dt nodes for stih407 family silicon. This has been tested on b2120 board J4 (sata0 channel). These nodes are disabled by default as a special mini pci-e to sata daughter board is required which isn't shipped with the board. Signed-off-by: Peter Griffin Acked-by: Lee Jones Acked-by: Maxime Coquelin --- arch/arm/boot/dts/stih407-family.dtsi | 44 +++++++++++++++++++++++++++++++++++ 1 file changed, 44 insertions(+) diff --git a/arch/arm/boot/dts/stih407-family.dtsi b/arch/arm/boot/dts/stih407-family.dtsi index a57c06e..d526921 100644 --- a/arch/arm/boot/dts/stih407-family.dtsi +++ b/arch/arm/boot/dts/stih407-family.dtsi @@ -338,6 +338,50 @@ }; }; + sata0: sata@9b20000 { + compatible = "st,ahci"; + reg = <0x9b20000 0x1000>; + + interrupts = ; + interrupt-names = "hostc"; + + phys = <&phy_port0 PHY_TYPE_SATA>; + phy-names = "ahci_phy"; + + resets = <&powerdown STIH407_SATA0_POWERDOWN>, + <&softreset STIH407_SATA0_SOFTRESET>, + <&softreset STIH407_SATA0_PWR_SOFTRESET>; + reset-names = "pwr-dwn", "sw-rst", "pwr-rst"; + + clock-names = "ahci_clk"; + clocks = <&clk_s_c0_flexgen CLK_ICN_REG>; + + status = "disabled"; + }; + + sata1: sata@9b28000 { + compatible = "st,ahci"; + reg = <0x9b28000 0x1000>; + + interrupts = ; + interrupt-names = "hostc"; + + phys = <&phy_port1 PHY_TYPE_SATA>; + phy-names = "ahci_phy"; + + resets = <&powerdown STIH407_SATA1_POWERDOWN>, + <&softreset STIH407_SATA1_SOFTRESET>, + <&softreset STIH407_SATA1_PWR_SOFTRESET>; + reset-names = "pwr-dwn", + "sw-rst", + "pwr-rst"; + + clock-names = "ahci_clk"; + clocks = <&clk_s_c0_flexgen CLK_ICN_REG>; + + status = "disabled"; + }; + st_dwc3: dwc3@8f94000 { compatible = "st,stih407-dwc3"; reg = <0x08f94000 0x1000>, <0x110 0x4>;