From patchwork Tue Mar 10 11:35:19 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Tomasz Nowicki X-Patchwork-Id: 45576 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 54486214BF for ; Tue, 10 Mar 2015 11:35:23 +0000 (UTC) Received: by wibbs8 with SMTP id bs8sf1326878wib.3 for ; Tue, 10 Mar 2015 04:35:22 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=aMnJzEwBx51te+ovS9uezKkjTG8RjCurbgQ1YxKhB5U=; b=lD8J4Jp1I8rxu9qjE+IcRUfDc3H+oiHlebj7iCiar1xFMLvmOGK3NBo9t9wwkc+FxU 7KiEUmOaoT3WCvWnc66AVPj4MboKPONFrZR4fAE7u96RkoJXUSX6upost7m9LWrHznCw fdmKQbyL/QgeSvw7mjkLd0mzTHmg43dcCBAt/yp3FdJam9EPlZoVT/hAhl+EK9O+Y0Yd ZIp5vREyEpgneIwqtA6yZaXmqe0RlXgXb9u5fKygRX4wPwCKK7GEpKQQ2TdD3dKFKZbI 6k/SGpVZGx5xolnH+gfEP7cOOPTRe4n/KiPOODU5FZ2HArYZGrHp2Uc5/qVx7r5UyA67 mLNQ== X-Gm-Message-State: ALoCoQnfRi+cvajROL2+TWTXDLyGk79NXPKGRmIap5nuyYQsxYQxgqcIGerDQM1IUZBYFNkVu1p+ X-Received: by 10.180.150.115 with SMTP id uh19mr1521804wib.7.1425987322603; Tue, 10 Mar 2015 04:35:22 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.45.98 with SMTP id l2ls12057lam.28.gmail; Tue, 10 Mar 2015 04:35:22 -0700 (PDT) X-Received: by 10.112.8.68 with SMTP id p4mr29406366lba.37.1425987322476; Tue, 10 Mar 2015 04:35:22 -0700 (PDT) Received: from mail-la0-f44.google.com (mail-la0-f44.google.com. [209.85.215.44]) by mx.google.com with ESMTPS id cj10si131374lad.105.2015.03.10.04.35.22 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Tue, 10 Mar 2015 04:35:22 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.44 as permitted sender) client-ip=209.85.215.44; Received: by lams18 with SMTP id s18so996531lam.2 for ; Tue, 10 Mar 2015 04:35:22 -0700 (PDT) X-Received: by 10.152.178.197 with SMTP id da5mr30881934lac.56.1425987322394; Tue, 10 Mar 2015 04:35:22 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp2064263lbj; Tue, 10 Mar 2015 04:35:21 -0700 (PDT) X-Received: by 10.70.91.131 with SMTP id ce3mr55225373pdb.30.1425987315389; Tue, 10 Mar 2015 04:35:15 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id w10si349293pas.114.2015.03.10.04.35.14; Tue, 10 Mar 2015 04:35:15 -0700 (PDT) Received-SPF: none (google.com: linux-acpi-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753001AbbCJLfH (ORCPT + 7 others); Tue, 10 Mar 2015 07:35:07 -0400 Received: from mail-lb0-f179.google.com ([209.85.217.179]:33701 "EHLO mail-lb0-f179.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752895AbbCJLfA (ORCPT ); Tue, 10 Mar 2015 07:35:00 -0400 Received: by lbdu14 with SMTP id u14so1038324lbd.0 for ; Tue, 10 Mar 2015 04:34:59 -0700 (PDT) X-Received: by 10.112.64.193 with SMTP id q1mr30161380lbs.88.1425987299354; Tue, 10 Mar 2015 04:34:59 -0700 (PDT) Received: from tn-HP-4.semihalf.com (cardhu.semihalf.com. [213.17.239.108]) by mx.google.com with ESMTPSA id n12sm57206lbg.31.2015.03.10.04.34.57 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 10 Mar 2015 04:34:58 -0700 (PDT) From: Tomasz Nowicki To: bhelgaas@google.com, wangyijing@huawei.com, arnd@arndb.de, hanjun.guo@linaro.org, Liviu.Dudau@arm.com, tglx@linutronix.de, mingo@redhat.com, hpa@zytor.com, rjw@rjwysocki.net, al.stone@linaro.org Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, x86@kernel.org, linux-pci@vger.kernel.org, linux-acpi@vger.kernel.org, linaro-acpi@lists.linaro.org, Tomasz Nowicki Subject: [PATCH v3 8/9] pci, acpi, mcfg: Share ACPI PCI config space accessors. Date: Tue, 10 Mar 2015 12:35:19 +0100 Message-Id: <1425987320-15020-9-git-send-email-tomasz.nowicki@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1425987320-15020-1-git-send-email-tomasz.nowicki@linaro.org> References: <1425987320-15020-1-git-send-email-tomasz.nowicki@linaro.org> Sender: linux-acpi-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-acpi@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: tomasz.nowicki@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.44 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , MCFG can be used perfectly for all architectures which support ACPI. ACPI mandates MCFG to describe PCI config space ranges which means we should use MMCONFIG accessors by default. Signed-off-by: Tomasz Nowicki --- drivers/acpi/mcfg.c | 20 ++++++++++++++++++++ 1 file changed, 20 insertions(+) diff --git a/drivers/acpi/mcfg.c b/drivers/acpi/mcfg.c index 1e646fc..e285f62 100644 --- a/drivers/acpi/mcfg.c +++ b/drivers/acpi/mcfg.c @@ -13,6 +13,26 @@ #define PREFIX "MCFG: " +/* + * raw_pci_read/write - ACPI PCI config space accessors. + * + * ACPI spec defines MCFG table as the way we can describe access to PCI config + * space, so let MCFG be default (__weak). + * + * If platform needs more fancy stuff, should provides its own implementation. + */ +int __weak raw_pci_read(unsigned int domain, unsigned int bus, + unsigned int devfn, int reg, int len, u32 *val) +{ + return pci_mmcfg_read(domain, bus, devfn, reg, len, val); +} + +int __weak raw_pci_write(unsigned int domain, unsigned int bus, + unsigned int devfn, int reg, int len, u32 val) +{ + return pci_mmcfg_write(domain, bus, devfn, reg, len, val); +} + static int __init acpi_mcfg_check_entry(struct acpi_table_mcfg *mcfg, struct acpi_mcfg_allocation *cfg) {