From patchwork Wed Feb 4 22:18:53 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Mathieu Poirier X-Patchwork-Id: 44394 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f72.google.com (mail-la0-f72.google.com [209.85.215.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id CF2752029F for ; Wed, 4 Feb 2015 22:19:17 +0000 (UTC) Received: by mail-la0-f72.google.com with SMTP id gq15sf3071166lab.3 for ; Wed, 04 Feb 2015 14:19:16 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:sender:precedence:list-id:x-original-sender :x-original-authentication-results:mailing-list:list-post:list-help :list-archive:list-unsubscribe; bh=eSCwb2ce5cZjpNFKm+bwrNITyRIpJYYFJ/R6dO0ra2E=; b=ilUlymsoBN2ImbUJxl339IHdnTKYelG+UqE3CcMBq+bMnJdJKNx65hureRCJ82Vpao JdWtQ/hd6m+Mt3j/D7mof/FBILsJbtSSPuaM4GXdjrfy+5G+tKkmfx203YzNW/rUUunX Ku+tvBbskIUMZGKTAV4SA2Emv/AilW8Ks28+kKPdYqpegA8a6LW7Cm96vhCvSRvRhncD HJM8NVZQzCStzfFTH8B/0Tfrm2WHk3RJtTPNfTl/bcth1VH/ZkgND+7apJoNmZqXySgc HAlqTxkwfpojRZNRmDF18TEnj4Kr6bwONAq2T6/4L+fmXeGRIyo/InDP5pbC19B+BcLw uw6g== X-Gm-Message-State: ALoCoQlTrGq+2ElTz5jbrHtCm+BSJgq3F4u6+jYGa/DnXsITra4xNXYzW4/rDPv3hFsP1+Z7yFQh X-Received: by 10.180.109.13 with SMTP id ho13mr818864wib.7.1423088356758; Wed, 04 Feb 2015 14:19:16 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.18.225 with SMTP id z1ls92291lad.109.gmail; Wed, 04 Feb 2015 14:19:16 -0800 (PST) X-Received: by 10.152.7.229 with SMTP id m5mr580016laa.80.1423088356501; Wed, 04 Feb 2015 14:19:16 -0800 (PST) Received: from mail-lb0-f178.google.com (mail-lb0-f178.google.com. [209.85.217.178]) by mx.google.com with ESMTPS id f4si2519838lbc.110.2015.02.04.14.19.15 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Wed, 04 Feb 2015 14:19:15 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) client-ip=209.85.217.178; Received: by mail-lb0-f178.google.com with SMTP id u10so4024474lbd.9 for ; Wed, 04 Feb 2015 14:19:15 -0800 (PST) X-Received: by 10.112.140.74 with SMTP id re10mr569320lbb.80.1423088355895; Wed, 04 Feb 2015 14:19:15 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.35.133 with SMTP id h5csp775448lbj; Wed, 4 Feb 2015 14:19:15 -0800 (PST) X-Received: by 10.68.65.103 with SMTP id w7mr630389pbs.25.1423088354058; Wed, 04 Feb 2015 14:19:14 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id pa4si1860832pbc.51.2015.02.04.14.19.12; Wed, 04 Feb 2015 14:19:14 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1161271AbbBDWTI (ORCPT + 29 others); Wed, 4 Feb 2015 17:19:08 -0500 Received: from mail-pd0-f171.google.com ([209.85.192.171]:43985 "EHLO mail-pd0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S965425AbbBDWTG (ORCPT ); Wed, 4 Feb 2015 17:19:06 -0500 Received: by pdev10 with SMTP id v10so3410494pde.10 for ; Wed, 04 Feb 2015 14:19:05 -0800 (PST) X-Received: by 10.70.137.33 with SMTP id qf1mr700892pdb.158.1423088345144; Wed, 04 Feb 2015 14:19:05 -0800 (PST) Received: from t430.cg.shawcable.net (S0106002369de4dac.cg.shawcable.net. [70.73.24.112]) by mx.google.com with ESMTPSA id cn5sm3009898pdb.53.2015.02.04.14.19.03 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Wed, 04 Feb 2015 14:19:04 -0800 (PST) From: mathieu.poirier@linaro.org To: robh+dt@kernel.org, pawel.moll@arm.com, mark.rutland@arm.com, ijc+devicetree@hellion.org.uk, galak@codeaurora.org, al.grant@arm.com, liviu.dudau@arm.com, kaixu.xia@linaro.org, jeenu.viswambharan@arm.com Cc: linux-arm-kernel@lists.infradead.org, devicetree@vger.kernel.org, linux-kernel@vger.kernel.org Subject: [PATCH] coresight-stm: Bindings for System Trace Macrocell Date: Wed, 4 Feb 2015 15:18:53 -0700 Message-Id: <1423088333-14914-1-git-send-email-mathieu.poirier@linaro.org> X-Mailer: git-send-email 1.9.1 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: mathieu.poirier@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.217.178 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Mathieu Poirier The System Trace Macrocell (STM) is an IP block falling under the CoreSight umbrella. It's main purpose it so expose stimulus channels to any system component for the purpose of information logging. Bindings for this IP block adds a couple of items to the current mandatory definition for CoreSight components. Signed-off-by: Mathieu Poirier --- .../devicetree/bindings/arm/coresight.txt | 25 ++++++++++++++++++++++ 1 file changed, 25 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/coresight.txt b/Documentation/devicetree/bindings/arm/coresight.txt index a3089359aaa6..854127578718 100644 --- a/Documentation/devicetree/bindings/arm/coresight.txt +++ b/Documentation/devicetree/bindings/arm/coresight.txt @@ -17,6 +17,7 @@ its hardware characteristcs. - "arm,coresight-tmc", "arm,primecell"; - "arm,coresight-funnel", "arm,primecell"; - "arm,coresight-etm3x", "arm,primecell"; + - "arm,coresight-stm", "arm,primecell"; * reg: physical base address and length of the register set(s) of the component. @@ -31,6 +32,14 @@ its hardware characteristcs. layout using the generic DT graph presentation found in "bindings/graph.txt". +* Additional required properly for System Trace Macrocells (STM): + * reg: along with the physical base address and length of the register + set as described above, another entry is required to describe the + mapping of the extended stimulus port area. + + * reg-names: the only acceptable values are "stm-base" and + "stm-channel-base", each corresponding to the areas defined in "reg". + * Required properties for devices that don't show up on the AMBA bus, such as non-configurable replicators: @@ -198,3 +207,19 @@ Example: }; }; }; + +4. STM + stm@20100000 { + compatible = "arm,coresight-stm", "arm,primecell"; + reg = <0 0x20100000 0 0x1000>, + <0 0x28000000 0 0x180000>; + reg-names = "stm-base", "stm-channel-base"; + + clocks = <&soc_smc50mhz>; + clock-names = "apb_pclk"; + port { + stm_out_port: endpoint { + remote-endpoint = <&main_funnel_in_port2>; + }; + }; + };