From patchwork Thu Jan 22 09:48:48 2015 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 43494 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f200.google.com (mail-wi0-f200.google.com [209.85.212.200]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 1838C240DB for ; Thu, 22 Jan 2015 09:49:45 +0000 (UTC) Received: by mail-wi0-f200.google.com with SMTP id fb4sf1047186wid.3 for ; Thu, 22 Jan 2015 01:49:44 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=MFldyIgdGMfGwYnvKJeP8rSrpsIq0qrAU8LqGstUECs=; b=C3jJ8dMM0e1srf1wanTV5D3ee+zyWVJMb/PtKZ+n+XZHD1ntiiz/FaWC0+8GGANdBD 9qu23Zsv+MgrTo0nKso64J3um5IAyGDFe6FmyH6WcQtPP1WrfQJXhp48FNXM0TB58Ks1 H37YXx6ectr7KnKCYYTNOOlrDzgqNCW/p7PM1tIzQrovQf0Zb6kJiDbClSpwX5+Uf6I1 5VZuLrYtAHnm8wInTBfWAt32CKHo68MctW5+F9Vtr/wObolwYFh3C7tg+0VmVi8Epomk 43gNFze8EEmHGfXWfTncuU2wQBMHCD9i0LqXic01Z48TwT4QD72k/yVljXkufRnZkHde DyhQ== X-Gm-Message-State: ALoCoQlcy1y4fbm4wH2HGvXcQ8dOkuno79QCqlrbYE6lcGveQQiqN+1ys3F/DYs3oOif32BlJAMI X-Received: by 10.194.201.10 with SMTP id jw10mr94975wjc.3.1421920184393; Thu, 22 Jan 2015 01:49:44 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.43.1 with SMTP id s1ls147094lal.23.gmail; Thu, 22 Jan 2015 01:49:44 -0800 (PST) X-Received: by 10.112.119.167 with SMTP id kv7mr572173lbb.62.1421920184231; Thu, 22 Jan 2015 01:49:44 -0800 (PST) Received: from mail-la0-f41.google.com (mail-la0-f41.google.com. [209.85.215.41]) by mx.google.com with ESMTPS id rb6si20316928lbb.8.2015.01.22.01.49.44 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-GCM-SHA256 bits=128/128); Thu, 22 Jan 2015 01:49:44 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) client-ip=209.85.215.41; Received: by mail-la0-f41.google.com with SMTP id gm9so622560lab.0 for ; Thu, 22 Jan 2015 01:49:44 -0800 (PST) X-Received: by 10.152.7.229 with SMTP id m5mr551925laa.80.1421920184154; Thu, 22 Jan 2015 01:49:44 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.9.200 with SMTP id c8csp202711lbb; Thu, 22 Jan 2015 01:49:43 -0800 (PST) X-Received: by 10.70.43.144 with SMTP id w16mr867250pdl.62.1421920182383; Thu, 22 Jan 2015 01:49:42 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id rd7si11632116pab.231.2015.01.22.01.49.41; Thu, 22 Jan 2015 01:49:42 -0800 (PST) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751322AbbAVJtj (ORCPT + 5 others); Thu, 22 Jan 2015 04:49:39 -0500 Received: from mail-ie0-f182.google.com ([209.85.223.182]:53486 "EHLO mail-ie0-f182.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1752342AbbAVJtK (ORCPT ); Thu, 22 Jan 2015 04:49:10 -0500 Received: by mail-ie0-f182.google.com with SMTP id ar1so460824iec.13 for ; Thu, 22 Jan 2015 01:49:09 -0800 (PST) X-Received: by 10.42.229.132 with SMTP id ji4mr1722153icb.86.1421920149120; Thu, 22 Jan 2015 01:49:09 -0800 (PST) Received: from localhost.localdomain (host109-148-235-13.range109-148.btcentralplus.com. [109.148.235.13]) by mx.google.com with ESMTPSA id c4sm2144027igt.19.2015.01.22.01.49.06 (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Thu, 22 Jan 2015 01:49:08 -0800 (PST) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, tglx@linutronix.de, jason@lakedaemon.net, devicetree@vger.kernel.org Subject: [PATCH v2 RESEND 3/8] irqchip: irq-st: Add documentation for STi based syscfg IRQs Date: Thu, 22 Jan 2015 09:48:48 +0000 Message-Id: <1421920133-7914-4-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1421920133-7914-1-git-send-email-lee.jones@linaro.org> References: <1421920133-7914-1-git-send-email-lee.jones@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.41 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Cc: devicetree@vger.kernel.org Signed-off-by: Lee Jones --- .../interrupt-controller/st,sti-irq-syscfg.txt | 35 ++++++++++++++++++++++ 1 file changed, 35 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt b/Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt new file mode 100644 index 0000000..ced6014 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt @@ -0,0 +1,35 @@ +STMicroelectronics STi System Configuration Controlled IRQs +----------------------------------------------------------- + +On STi based systems; External, CTI (Core Sight), PMU (Performance Management), +and PL310 L2 Cache IRQs are controlled using System Configuration registers. +This driver is used to unmask them prior to use. + +Required properties: +- compatible : Should be set to one of: + "st,stih415-irq-syscfg" + "st,stih416-irq-syscfg" + "st,stih407-irq-syscfg" + "st,stid127-irq-syscfg" +- st,syscfg : Phandle to Cortex-A9 IRQ system config registers +- st,irq-device : Array of IRQs to enable - should be 2 in length +- st,fiq-device : Array of FIQs to enable - should be 2 in length + +Optional properties: +- st,invert-ext : External IRQs can be inverted at will. This property inverts + these IRQs using bitwise logic. A number of defines have been + provided for convenience: + ST_IRQ_SYSCFG_EXT_1_INV + ST_IRQ_SYSCFG_EXT_2_INV + ST_IRQ_SYSCFG_EXT_3_INV +Example: + +irq-syscfg { + compatible = "st,stih416-irq-syscfg"; + st,syscfg = <&syscfg_cpu>; + st,irq-device = , + ; + st,fiq-device = , + ; + st,invert-ext = <(ST_IRQ_SYSCFG_EXT_1_INV | ST_IRQ_SYSCFG_EXT_3_INV)>; +};