From patchwork Tue Nov 18 18:53:08 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marc Zyngier X-Patchwork-Id: 41076 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f199.google.com (mail-wi0-f199.google.com [209.85.212.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 36128241C9 for ; Tue, 18 Nov 2014 18:54:50 +0000 (UTC) Received: by mail-wi0-f199.google.com with SMTP id bs8sf2848523wib.10 for ; Tue, 18 Nov 2014 10:54:49 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=4ndJ3+SfQhuUUuw2MrC80fXgCDW275WqDi5lgmdb1l0=; b=FXy0A71BEZ+OqQ7lkMSC6bDac32mKUsIi053nujA1yPZvp+zUEz26KZ5eGDy58UDY1 oS2i5AXsDVXw5FzdeyV1LUCPY4RI+03RGBQWfj7glxbG/rS4yUjuzuC2CV8XgaBmKpH9 Ad5XcUgrtEESZwgfm8P1M002mSVukLStzVVvM0JxmkStKNapvp8tWBzJ4DaZussj2BVG 1lOejJBzoN59a3PJKUgRt4vPxlm9fFW0w9ndwHPJPJ7eD0pV9VQEMowaUUgSlLYhAc4c iTJCZeHLXMq0D/reYByIkrkpliJLsdJ6y6ciLlLZ2poCuajV1ffM119J3DnxY7S2xaEL 1TjQ== X-Gm-Message-State: ALoCoQlVArUkGdPqXuqVlx7ZQCMjprCBtjGBBb/DQBdFrPGCmwhE4+ojmHPX1qVXRhkG8jabypTT X-Received: by 10.195.17.134 with SMTP id ge6mr3144626wjd.2.1416336889456; Tue, 18 Nov 2014 10:54:49 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.2.7 with SMTP id 7ls760823laq.88.gmail; Tue, 18 Nov 2014 10:54:49 -0800 (PST) X-Received: by 10.112.235.135 with SMTP id um7mr664004lbc.96.1416336889011; Tue, 18 Nov 2014 10:54:49 -0800 (PST) Received: from mail-la0-f49.google.com (mail-la0-f49.google.com. [209.85.215.49]) by mx.google.com with ESMTPS id z7si31579858laa.77.2014.11.18.10.54.48 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 18 Nov 2014 10:54:48 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) client-ip=209.85.215.49; Received: by mail-la0-f49.google.com with SMTP id hs14so1427542lab.8 for ; Tue, 18 Nov 2014 10:54:48 -0800 (PST) X-Received: by 10.152.6.228 with SMTP id e4mr666158laa.71.1416336888889; Tue, 18 Nov 2014 10:54:48 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp1383512lbc; Tue, 18 Nov 2014 10:54:47 -0800 (PST) X-Received: by 10.66.234.72 with SMTP id uc8mr38972790pac.51.1416336886700; Tue, 18 Nov 2014 10:54:46 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bu2si38878324pdb.102.2014.11.18.10.54.46 for ; Tue, 18 Nov 2014 10:54:46 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932284AbaKRSyo (ORCPT + 26 others); Tue, 18 Nov 2014 13:54:44 -0500 Received: from foss-mx-na.foss.arm.com ([217.140.108.86]:60712 "EHLO foss-mx-na.foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932159AbaKRSxp (ORCPT ); Tue, 18 Nov 2014 13:53:45 -0500 Received: from foss-smtp-na-1.foss.arm.com (unknown [10.80.61.8]) by foss-mx-na.foss.arm.com (Postfix) with ESMTP id AC1D14F6; Tue, 18 Nov 2014 12:53:44 -0600 (CST) Received: from collaborate-mta1.arm.com (highbank-bc01-b06.austin.arm.com [10.112.81.134]) by foss-smtp-na-1.foss.arm.com (Postfix) with ESMTP id 4D5D35FAD8; Tue, 18 Nov 2014 12:53:42 -0600 (CST) Received: from approximate.cambridge.arm.com (approximate.cambridge.arm.com [10.1.209.28]) by collaborate-mta1.arm.com (Postfix) with ESMTP id 2FA3313F6FA; Tue, 18 Nov 2014 12:53:40 -0600 (CST) From: Marc Zyngier To: Thomas Gleixner , Jason Cooper Cc: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jiang Liu , Bjorn Helgaas , Yingjoe Chen , Will Deacon , Catalin marinas , Mark Rutland , Suravee Suthikulpanit , Robert Richter , "Yun Wu (Abel)" Subject: [PATCH v2 13/13] irqchip: GICv3: Binding updates for ITS Date: Tue, 18 Nov 2014 18:53:08 +0000 Message-Id: <1416336788-22634-14-git-send-email-marc.zyngier@arm.com> X-Mailer: git-send-email 2.1.3 In-Reply-To: <1416336788-22634-1-git-send-email-marc.zyngier@arm.com> References: <1416336788-22634-1-git-send-email-marc.zyngier@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: marc.zyngier@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.49 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the documentation for the bindings describing the GICv3 ITS. Signed-off-by: Marc Zyngier --- Documentation/devicetree/bindings/arm/gic-v3.txt | 39 ++++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/gic-v3.txt b/Documentation/devicetree/bindings/arm/gic-v3.txt index 33cd05e..ddfade4 100644 --- a/Documentation/devicetree/bindings/arm/gic-v3.txt +++ b/Documentation/devicetree/bindings/arm/gic-v3.txt @@ -49,11 +49,29 @@ Optional occupied by the redistributors. Required if more than one such region is present. +Sub-nodes: + +GICv3 has one or more Interrupt Translation Services (ITS) that are +used to route Message Signalled Interrupts (MSI) to the CPUs. + +These nodes must have the following properties: +- compatible : Should at least contain "arm,gic-v3-its". +- msi-controller : Boolean property. Identifies the node as an MSI controller +- reg: Specifies the base physical address and size of the ITS + registers. + +The main GIC node must contain the appropriate #address-cells, +#size-cells and ranges properties for the reg property of all ITS +nodes. + Examples: gic: interrupt-controller@2cf00000 { compatible = "arm,gic-v3"; #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; reg = <0x0 0x2f000000 0 0x10000>, // GICD <0x0 0x2f100000 0 0x200000>, // GICR @@ -61,11 +79,20 @@ Examples: <0x0 0x2c010000 0 0x2000>, // GICH <0x0 0x2c020000 0 0x2000>; // GICV interrupts = <1 9 4>; + + gic-its@2c200000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x2c200000 0 0x200000>; + }; }; gic: interrupt-controller@2c010000 { compatible = "arm,gic-v3"; #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; redistributor-stride = <0x0 0x40000>; // 256kB stride #redistributor-regions = <2>; @@ -76,4 +103,16 @@ Examples: <0x0 0x2c060000 0 0x2000>, // GICH <0x0 0x2c080000 0 0x2000>; // GICV interrupts = <1 9 4>; + + gic-its@2c200000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x2c200000 0 0x200000>; + }; + + gic-its@2c400000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x2c400000 0 0x200000>; + }; };