From patchwork Tue Nov 11 15:48:13 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Marc Zyngier X-Patchwork-Id: 40588 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-wi0-f197.google.com (mail-wi0-f197.google.com [209.85.212.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 78F7F244BE for ; Tue, 11 Nov 2014 15:49:32 +0000 (UTC) Received: by mail-wi0-f197.google.com with SMTP id ex7sf879011wid.0 for ; Tue, 11 Nov 2014 07:49:31 -0800 (PST) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=j3VqQfm1nRFV68DD47ggc8etk4DwAihl2bQrFKtyb3Q=; b=klujDEtastyqiR6DAiOS6qazFW3i9U91z0qrSxKFzrZyfSQAIHUgemUCyMd38BNh5v GrASvLrmFIjZyuLGk7zHwPn2cL3VIiPSbajnvWrRl2Og3e6TQp0arNuPMvOoaD4NtU5Z BL6M14iu7Z7G+jOLBLUB6dj+dQV8ljJOGqKkvSpCemFkFHNDsamcqa3AvAq6rmeSl3nL 4tfm/x42t+0sGZbVpqp36AnysD5SCk5oBVjeEeuT1tXWlAcGkoUcbHgIbChwRtngW9bF 2pDyL9Jd7r1Cx8pPdCTXkrbbxQkx7kc6A6wb1EWf1fomuZUc7FVrbTYHhsWLQghy3EZt wiVg== X-Gm-Message-State: ALoCoQmnncJv3P2DaTllBiR+0Q9V9vvjNXH69H4KI+AOHd9YGyiOd61IBPg2+bqLjWUVivbF6lDN X-Received: by 10.112.163.229 with SMTP id yl5mr20668lbb.23.1415720971709; Tue, 11 Nov 2014 07:49:31 -0800 (PST) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.7.177 with SMTP id k17ls526581laa.56.gmail; Tue, 11 Nov 2014 07:49:31 -0800 (PST) X-Received: by 10.112.170.99 with SMTP id al3mr37237656lbc.17.1415720971537; Tue, 11 Nov 2014 07:49:31 -0800 (PST) Received: from mail-la0-f42.google.com (mail-la0-f42.google.com. [209.85.215.42]) by mx.google.com with ESMTPS id d4si31745325lbb.116.2014.11.11.07.49.31 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 11 Nov 2014 07:49:31 -0800 (PST) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) client-ip=209.85.215.42; Received: by mail-la0-f42.google.com with SMTP id gq15so9918970lab.1 for ; Tue, 11 Nov 2014 07:49:31 -0800 (PST) X-Received: by 10.112.12.35 with SMTP id v3mr10032719lbb.80.1415720971421; Tue, 11 Nov 2014 07:49:31 -0800 (PST) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.184.201 with SMTP id ew9csp277324lbc; Tue, 11 Nov 2014 07:49:30 -0800 (PST) X-Received: by 10.68.92.97 with SMTP id cl1mr39993024pbb.99.1415720969099; Tue, 11 Nov 2014 07:49:29 -0800 (PST) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id cf17si18763750pdb.137.2014.11.11.07.49.28 for ; Tue, 11 Nov 2014 07:49:29 -0800 (PST) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1751948AbaKKPsy (ORCPT + 25 others); Tue, 11 Nov 2014 10:48:54 -0500 Received: from foss-mx-na.foss.arm.com ([217.140.108.86]:56233 "EHLO foss-mx-na.foss.arm.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751771AbaKKPsv (ORCPT ); Tue, 11 Nov 2014 10:48:51 -0500 Received: from foss-smtp-na-1.foss.arm.com (unknown [10.80.61.8]) by foss-mx-na.foss.arm.com (Postfix) with ESMTP id 655384F6; Tue, 11 Nov 2014 09:48:37 -0600 (CST) Received: from collaborate-mta1.arm.com (highbank-bc01-b06.austin.arm.com [10.112.81.134]) by foss-smtp-na-1.foss.arm.com (Postfix) with ESMTP id 5A9D85FAD8; Tue, 11 Nov 2014 09:48:37 -0600 (CST) Received: from e102391-lin.cambridge.arm.com (e102391-lin.cambridge.arm.com [10.1.209.143]) by collaborate-mta1.arm.com (Postfix) with ESMTP id 0ED3513F78C; Tue, 11 Nov 2014 09:48:35 -0600 (CST) From: Marc Zyngier To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, Jiang Liu , Thomas Gleixner Cc: Bjorn Helgaas , Yingjoe Chen , Will Deacon , Catalin marinas , Mark Rutland Subject: [PATCH 15/15] irqchip: GICv3: Binding updates for ITS Date: Tue, 11 Nov 2014 15:48:13 +0000 Message-Id: <1415720893-13371-16-git-send-email-marc.zyngier@arm.com> X-Mailer: git-send-email 2.0.4 In-Reply-To: <1415720893-13371-1-git-send-email-marc.zyngier@arm.com> References: <1415720893-13371-1-git-send-email-marc.zyngier@arm.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: marc.zyngier@arm.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.42 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Add the documentation for the bindings describing the GICv3 ITS. Signed-off-by: Marc Zyngier --- Documentation/devicetree/bindings/arm/gic-v3.txt | 39 ++++++++++++++++++++++++ 1 file changed, 39 insertions(+) diff --git a/Documentation/devicetree/bindings/arm/gic-v3.txt b/Documentation/devicetree/bindings/arm/gic-v3.txt index 33cd05e..ddfade4 100644 --- a/Documentation/devicetree/bindings/arm/gic-v3.txt +++ b/Documentation/devicetree/bindings/arm/gic-v3.txt @@ -49,11 +49,29 @@ Optional occupied by the redistributors. Required if more than one such region is present. +Sub-nodes: + +GICv3 has one or more Interrupt Translation Services (ITS) that are +used to route Message Signalled Interrupts (MSI) to the CPUs. + +These nodes must have the following properties: +- compatible : Should at least contain "arm,gic-v3-its". +- msi-controller : Boolean property. Identifies the node as an MSI controller +- reg: Specifies the base physical address and size of the ITS + registers. + +The main GIC node must contain the appropriate #address-cells, +#size-cells and ranges properties for the reg property of all ITS +nodes. + Examples: gic: interrupt-controller@2cf00000 { compatible = "arm,gic-v3"; #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; reg = <0x0 0x2f000000 0 0x10000>, // GICD <0x0 0x2f100000 0 0x200000>, // GICR @@ -61,11 +79,20 @@ Examples: <0x0 0x2c010000 0 0x2000>, // GICH <0x0 0x2c020000 0 0x2000>; // GICV interrupts = <1 9 4>; + + gic-its@2c200000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x2c200000 0 0x200000>; + }; }; gic: interrupt-controller@2c010000 { compatible = "arm,gic-v3"; #interrupt-cells = <3>; + #address-cells = <2>; + #size-cells = <2>; + ranges; interrupt-controller; redistributor-stride = <0x0 0x40000>; // 256kB stride #redistributor-regions = <2>; @@ -76,4 +103,16 @@ Examples: <0x0 0x2c060000 0 0x2000>, // GICH <0x0 0x2c080000 0 0x2000>; // GICV interrupts = <1 9 4>; + + gic-its@2c200000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x2c200000 0 0x200000>; + }; + + gic-its@2c400000 { + compatible = "arm,gic-v3-its"; + msi-controller; + reg = <0x0 0x2c400000 0 0x200000>; + }; };