From patchwork Wed Oct 29 16:45:34 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Murali Karicheri X-Patchwork-Id: 39792 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-la0-f69.google.com (mail-la0-f69.google.com [209.85.215.69]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 2176D24029 for ; Wed, 29 Oct 2014 16:46:54 +0000 (UTC) Received: by mail-la0-f69.google.com with SMTP id q1sf1946558lam.4 for ; Wed, 29 Oct 2014 09:46:52 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=tigIw0mzIYmvLAhHrp3jacvgqEyAgy3pwOlgyoxAUYM=; b=LxmabPAlGga4IhSLUyzo6xWvhd+JekLoo/Iij6yZBm3/jMWmyZ1cqHsBGvZorgL0dm 6fEKtaG+rYAHadvtlaQJxAYGdehdpbjge5e2P72GM0gGrBhS5+qwlpkaxjbyyMq+mu4q nwPpEgFJJKhDcilZyQCMft5y1JhRdv2QkrXqwvTYSt1m+75S6bJnSMUJ+hQxcsY58FBl gvSC+RHazNajbp6/71wbl3yZQ5qNt6Q1RPAp0b8qNyhIjDhZuL8a9bhgwOVPzQt7RcGP AOSEBH0ZxGpCj4TgFhkjtvuxufP1b7SrOMTJMUDFw6GkcJQheu7cHiXOrsROlEKSRPF+ QZmA== X-Gm-Message-State: ALoCoQl8tVJo3/Idxc9bJYvYufSsLu9lw8NR2pUihM1CckSJs2mT69Y34I4948fg85ZTz/nVsjSC X-Received: by 10.112.38.101 with SMTP id f5mr1981190lbk.7.1414601212892; Wed, 29 Oct 2014 09:46:52 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.152.3.74 with SMTP id a10ls224449laa.82.gmail; Wed, 29 Oct 2014 09:46:52 -0700 (PDT) X-Received: by 10.112.140.135 with SMTP id rg7mr12787094lbb.24.1414601212722; Wed, 29 Oct 2014 09:46:52 -0700 (PDT) Received: from mail-la0-f52.google.com (mail-la0-f52.google.com. [209.85.215.52]) by mx.google.com with ESMTPS id l3si7969612laf.89.2014.10.29.09.46.52 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Wed, 29 Oct 2014 09:46:52 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) client-ip=209.85.215.52; Received: by mail-la0-f52.google.com with SMTP id pv20so1054281lab.25 for ; Wed, 29 Oct 2014 09:46:52 -0700 (PDT) X-Received: by 10.152.29.8 with SMTP id f8mr12673037lah.56.1414601212360; Wed, 29 Oct 2014 09:46:52 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.112.84.229 with SMTP id c5csp694205lbz; Wed, 29 Oct 2014 09:46:51 -0700 (PDT) X-Received: by 10.70.131.199 with SMTP id oo7mr2060782pdb.163.1414601210325; Wed, 29 Oct 2014 09:46:50 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id bg3si4457336pbc.60.2014.10.29.09.46.49 for ; Wed, 29 Oct 2014 09:46:50 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S934538AbaJ2Qqb (ORCPT + 26 others); Wed, 29 Oct 2014 12:46:31 -0400 Received: from devils.ext.ti.com ([198.47.26.153]:37198 "EHLO devils.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S934473AbaJ2Qq2 (ORCPT ); Wed, 29 Oct 2014 12:46:28 -0400 Received: from dlelxv90.itg.ti.com ([172.17.2.17]) by devils.ext.ti.com (8.13.7/8.13.7) with ESMTP id s9TGjaWG009354; Wed, 29 Oct 2014 11:45:36 -0500 Received: from DFLE73.ent.ti.com (dfle73.ent.ti.com [128.247.5.110]) by dlelxv90.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9TGjaDx012451; Wed, 29 Oct 2014 11:45:36 -0500 Received: from dflp32.itg.ti.com (10.64.6.15) by DFLE73.ent.ti.com (128.247.5.110) with Microsoft SMTP Server id 14.3.174.1; Wed, 29 Oct 2014 11:45:35 -0500 Received: from localhost.localdomain (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp32.itg.ti.com (8.14.3/8.13.8) with ESMTP id s9TGjXQ6011665; Wed, 29 Oct 2014 11:45:35 -0500 From: Murali Karicheri To: , CC: Murali Karicheri , Santosh Shilimkar , Rob Herring , Pawel Moll , Mark Rutland , Ian Campbell , Kumar Gala , Russell King , Subject: [PATCH v1 4/4] ARM: dts: keystone-k2e: add DT bindings for PCI controller for port 1 Date: Wed, 29 Oct 2014 12:45:34 -0400 Message-ID: <1414601134-31825-5-git-send-email-m-karicheri2@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1414601134-31825-1-git-send-email-m-karicheri2@ti.com> References: <1414601134-31825-1-git-send-email-m-karicheri2@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: m-karicheri2@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.215.52 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , K2E SoC has a second PCI port based on Synopsis Designware PCIe h/w. Add DT bindings to support PCI controller for port 1 for this SoC. Signed-off-by: Murali Karicheri CC: Santosh Shilimkar CC: Rob Herring CC: Pawel Moll CC: Mark Rutland CC: Ian Campbell CC: Kumar Gala CC: Russell King CC: devicetree@vger.kernel.org --- v1 - fixed email ID for Santosh and reworded commit description to be consistent with the subject. arch/arm/boot/dts/k2e.dtsi | 45 ++++++++++++++++++++++++++++++++++++++++++++ 1 file changed, 45 insertions(+) diff --git a/arch/arm/boot/dts/k2e.dtsi b/arch/arm/boot/dts/k2e.dtsi index c358b4b..e60d128 100644 --- a/arch/arm/boot/dts/k2e.dtsi +++ b/arch/arm/boot/dts/k2e.dtsi @@ -85,6 +85,51 @@ #gpio-cells = <2>; gpio,syscon-dev = <&devctrl 0x240>; }; + + pcie@21020000 { + compatible = "ti,keystone-pcie","snps,dw-pcie"; + clocks = <&clkpcie1>; + clock-names = "pcie"; + #address-cells = <3>; + #size-cells = <2>; + reg = <0x21021000 0x2000>, <0x21020000 0x1000>, <0x02620128 4>; + ranges = <0x81000000 0 0 0x23260000 0x4000 0x4000 + 0x82000000 0 0x60000000 0x60000000 0 0x10000000>; + + device_type = "pci"; + num-lanes = <2>; + + #interrupt-cells = <1>; + interrupt-map-mask = <0 0 0 7>; + interrupt-map = <0 0 0 1 &pcie_intc1 0>, // INT A + <0 0 0 2 &pcie_intc1 1>, // INT B + <0 0 0 3 &pcie_intc1 2>, // INT C + <0 0 0 4 &pcie_intc1 3>; // INT D + + pcie_msi_intc1: msi-interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic>; + interrupts = , + , + , + , + , + , + , + ; + }; + + pcie_intc1: legacy-interrupt-controller { + interrupt-controller; + #interrupt-cells = <1>; + interrupt-parent = <&gic>; + interrupts = , + , + , + ; + }; + }; }; };