From patchwork Wed Aug 27 04:29:33 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Behan Webster X-Patchwork-Id: 36071 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-yk0-f199.google.com (mail-yk0-f199.google.com [209.85.160.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id DBF2320551 for ; Wed, 27 Aug 2014 04:30:45 +0000 (UTC) Received: by mail-yk0-f199.google.com with SMTP id 79sf52290277ykr.6 for ; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=SkNIZz8CZNlOR7GBp0V0qJSI04Dtge940aeeUzeU/kc=; b=Yd4/Tf1ohojnEGPqqrQ4g/X81YqRHLJmj05+ZnBhOX5V6c6/zUildkceOBzDqpTONa Jwayk32FW/kI9sutCmSvUed8QaOvMhwDphN3+NN15A9s4qA4CS16oC+2r8RpVnFKjf2p t5Bni/J73QuxzYO5Vi94RoZrQNkwLzaX47Z4yZ5+wdpopIDGrgVh4Oy+Xtq+7E6gBBsP ZGglxhs3lGtsvON+Ok0pYH5eHxR+qwEpI+bRAobDmRDyQ8Zj2cImJiMS5DZQPMpnmr1x p00JwLG0J3rDMW6S+88pLdPr8JO2WKXAMkUN6YYhRYXaiBGYYq7HVyROtFSVxYdOFhKC Kszw== X-Gm-Message-State: ALoCoQlKYMBS+CSqWREBz/lkwyj5qMvElU01ZxfsO3wUePXMO+JZe3G9DTGwjrmibHlNnqrgUMxF X-Received: by 10.236.63.67 with SMTP id z43mr7756071yhc.11.1409113845712; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.83.230 with SMTP id j93ls2793029qgd.40.gmail; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) X-Received: by 10.236.91.74 with SMTP id g50mr48167361yhf.59.1409113845618; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) Received: from mail-yh0-x231.google.com (mail-yh0-x231.google.com [2607:f8b0:4002:c01::231]) by mx.google.com with ESMTPS id c75si4244446yho.63.2014.08.26.21.30.45 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 26 Aug 2014 21:30:45 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2607:f8b0:4002:c01::231 as permitted sender) client-ip=2607:f8b0:4002:c01::231; Received: by mail-yh0-f49.google.com with SMTP id b6so12869184yha.8 for ; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) X-Received: by 10.220.182.73 with SMTP id cb9mr26997380vcb.9.1409113845532; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp27592vcb; Tue, 26 Aug 2014 21:30:45 -0700 (PDT) X-Received: by 10.70.136.41 with SMTP id px9mr42310480pdb.111.1409113844656; Tue, 26 Aug 2014 21:30:44 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id az2si6949121pdb.203.2014.08.26.21.30.43 for ; Tue, 26 Aug 2014 21:30:44 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932803AbaH0Eai (ORCPT + 26 others); Wed, 27 Aug 2014 00:30:38 -0400 Received: from mail-pa0-f43.google.com ([209.85.220.43]:43483 "EHLO mail-pa0-f43.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1751050AbaH0E3y (ORCPT ); Wed, 27 Aug 2014 00:29:54 -0400 Received: by mail-pa0-f43.google.com with SMTP id lf10so24547300pab.2 for ; Tue, 26 Aug 2014 21:29:53 -0700 (PDT) X-Received: by 10.66.139.106 with SMTP id qx10mr24873970pab.126.1409113793663; Tue, 26 Aug 2014 21:29:53 -0700 (PDT) Received: from galdor.websterwood.com (S0106dc9fdb80cffd.gv.shawcable.net. [96.50.97.138]) by mx.google.com with ESMTPSA id dn5sm5029335pbb.2.2014.08.26.21.29.51 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 26 Aug 2014 21:29:52 -0700 (PDT) From: behanw@converseincode.com To: ard.biesheuvel@linaro.org, catalin.marinas@arm.com, cl@linux-foundation.org, jays.lee@samsung.com, k.khlebnikov@samsung.com, larry.bassel@linaro.org, olof@lixom.net, peterz@infradead.org, takahiro.akashi@linaro.org, tglx@linutronix.de, tj@kernel.org, will.deacon@arm.com Cc: christoffer.dall@linaro.org, kgene.kim@samsung.com, khilman@linaro.org, linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org, sungjinn.chung@samsung.com, Mark Charlebois , Behan Webster Subject: [PATCH V2 5/6] arm64: LLVMLinux: Use global stack register variable for aarch64 Date: Tue, 26 Aug 2014 21:29:33 -0700 Message-Id: <1409113774-3172-6-git-send-email-behanw@converseincode.com> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1409113774-3172-1-git-send-email-behanw@converseincode.com> References: <20140826141608.GT23445@arm.com> <1409113774-3172-1-git-send-email-behanw@converseincode.com> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Original-Sender: behanw@converseincode.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 2607:f8b0:4002:c01::231 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org; dkim=neutral (body hash did not verify) header.i=@ Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Mark Charlebois To support both Clang and GCC, use the global stack register variable vs a local register variable. Author: Mark Charlebois Signed-off-by: Mark Charlebois Signed-off-by: Behan Webster --- arch/arm64/include/asm/percpu.h | 4 ++-- 1 file changed, 2 insertions(+), 2 deletions(-) diff --git a/arch/arm64/include/asm/percpu.h b/arch/arm64/include/asm/percpu.h index 453a179..5279e57 100644 --- a/arch/arm64/include/asm/percpu.h +++ b/arch/arm64/include/asm/percpu.h @@ -26,13 +26,13 @@ static inline void set_my_cpu_offset(unsigned long off) static inline unsigned long __my_cpu_offset(void) { unsigned long off; - register unsigned long *sp asm ("sp"); /* * We want to allow caching the value, so avoid using volatile and * instead use a fake stack read to hazard against barrier(). */ - asm("mrs %0, tpidr_el1" : "=r" (off) : "Q" (*sp)); + asm("mrs %0, tpidr_el1" : "=r" (off) : + "Q" (*(const unsigned long *)current_stack_pointer)); return off; }