From patchwork Fri Aug 22 14:01:02 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Nishanth Menon X-Patchwork-Id: 35838 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-ie0-f197.google.com (mail-ie0-f197.google.com [209.85.223.197]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 82B4C20540 for ; Fri, 22 Aug 2014 14:02:07 +0000 (UTC) Received: by mail-ie0-f197.google.com with SMTP id rp18sf24625125iec.4 for ; Fri, 22 Aug 2014 07:02:07 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:delivered-to:from:to:cc:subject:date:message-id :in-reply-to:references:mime-version:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe:content-type; bh=7oaSOL4d7p/U/5yFeyF9dBa5IHNDq0KD3MrfcgCA6LQ=; b=mgxPYFLsgNtgO9G4KsS+ujEYADwSNG4L2USGbPqxAYgml4JV7XRinLJnoTnRPtWKIq wLG2cBDV3zkz52zgw+A8AIJKVPbfNJKJ0KZ/Vs9XB7a3vsgEl8kehyreSjmrXPzVKPTi KNzzbwUVPUD90qwVXuakhpzNNrUVlYOQJOFC3VD7UOlFR2gmuXhZPLaKyz4OyVgQszM9 U4zSQkM5K6bZaVcWjERkMtf6vZTTtYPuC8IFO7YN+6TR6+CeGZ19okjgchcXlkaExNhy WSE1ZT5qxPPyxDYlkgPAvFNUwhpnlD0F55ZCYtAJMaKwoKJ+HnWVO0BkvCewbPaR4GhE moWg== X-Gm-Message-State: ALoCoQnY4MUgwaXP17CKGjkTQfi+q2I0xplf7QhnxSp/i3OtWSNqTHyn/t0gYJtXn0atY+S4cqng X-Received: by 10.42.118.200 with SMTP id y8mr6886710icq.4.1408716127105; Fri, 22 Aug 2014 07:02:07 -0700 (PDT) X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.31.119 with SMTP id e110ls1150560qge.43.gmail; Fri, 22 Aug 2014 07:02:07 -0700 (PDT) X-Received: by 10.220.184.70 with SMTP id cj6mr4095863vcb.5.1408716126990; Fri, 22 Aug 2014 07:02:06 -0700 (PDT) Received: from mail-vc0-f180.google.com (mail-vc0-f180.google.com [209.85.220.180]) by mx.google.com with ESMTPS id u2si7007548vdx.36.2014.08.22.07.02.06 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Fri, 22 Aug 2014 07:02:06 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) client-ip=209.85.220.180; Received: by mail-vc0-f180.google.com with SMTP id ij19so12423652vcb.11 for ; Fri, 22 Aug 2014 07:02:06 -0700 (PDT) X-Received: by 10.220.182.1 with SMTP id ca1mr4031149vcb.21.1408716126889; Fri, 22 Aug 2014 07:02:06 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.45.67 with SMTP id uj3csp19341vcb; Fri, 22 Aug 2014 07:02:06 -0700 (PDT) X-Received: by 10.70.33.161 with SMTP id s1mr6876509pdi.10.1408716125817; Fri, 22 Aug 2014 07:02:05 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id b4si12441936pdh.186.2014.08.22.07.02.05 for ; Fri, 22 Aug 2014 07:02:05 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S932401AbaHVOCD (ORCPT + 21 others); Fri, 22 Aug 2014 10:02:03 -0400 Received: from arroyo.ext.ti.com ([192.94.94.40]:43881 "EHLO arroyo.ext.ti.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S932341AbaHVOBa (ORCPT ); Fri, 22 Aug 2014 10:01:30 -0400 Received: from dflxv15.itg.ti.com ([128.247.5.124]) by arroyo.ext.ti.com (8.13.7/8.13.7) with ESMTP id s7ME15jX012056; Fri, 22 Aug 2014 09:01:05 -0500 Received: from DLEE70.ent.ti.com (dlee70.ent.ti.com [157.170.170.113]) by dflxv15.itg.ti.com (8.14.3/8.13.8) with ESMTP id s7ME14SU015777; Fri, 22 Aug 2014 09:01:05 -0500 Received: from dflp33.itg.ti.com (10.64.6.16) by DLEE70.ent.ti.com (157.170.170.113) with Microsoft SMTP Server id 14.3.174.1; Fri, 22 Aug 2014 09:01:04 -0500 Received: from localhost (ileax41-snat.itg.ti.com [10.172.224.153]) by dflp33.itg.ti.com (8.14.3/8.13.8) with ESMTP id s7ME14pq024491; Fri, 22 Aug 2014 09:01:04 -0500 From: Nishanth Menon To: Linus Walleij , Tony Lindgren , Tero Kristo , Paul Walmsley CC: Kevin Hilman , , , , Keerthy , =?UTF-8?q?Beno=C3=AEt=20Cousson?= , Santosh Shilimkar , , Dave Gerlach , Nishanth Menon Subject: [PATCH 3/3] pinctrl: single: AM437x: Add pinctrl compatibility Date: Fri, 22 Aug 2014 09:01:02 -0500 Message-ID: <1408716062-26055-4-git-send-email-nm@ti.com> X-Mailer: git-send-email 1.7.9.5 In-Reply-To: <1408716062-26055-1-git-send-email-nm@ti.com> References: <1408716062-26055-1-git-send-email-nm@ti.com> MIME-Version: 1.0 Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: nm@ti.com X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.180 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , From: Keerthy AM437x pinctrl definitions now differ from traditional 16 bit OMAP pin ctrl definitions, in that all 32 bits are used to describe a single pin Also the location of wakeupenable and event bits have changed. Signed-off-by: Keerthy [nm@ti.com: minor updates] Signed-off-by: Nishanth Menon Acked-by: Tony Lindgren --- .../bindings/pinctrl/ti,omap-pinctrl.txt | 1 + drivers/pinctrl/pinctrl-single.c | 7 +++++++ 2 files changed, 8 insertions(+) diff --git a/Documentation/devicetree/bindings/pinctrl/ti,omap-pinctrl.txt b/Documentation/devicetree/bindings/pinctrl/ti,omap-pinctrl.txt index d45386d..af225fe 100644 --- a/Documentation/devicetree/bindings/pinctrl/ti,omap-pinctrl.txt +++ b/Documentation/devicetree/bindings/pinctrl/ti,omap-pinctrl.txt @@ -6,5 +6,6 @@ Required properties: "ti,omap4-padconf" - OMAP4 compatible pinctrl "ti,omap5-padconf" - OMAP5 compatible pinctrl "ti,dra7-padconf" - DRA7 compatible pinctrl + "ti,am437-padconf" - AM437x compatible pinctrl See Documentation/devicetree/bindings/pinctrl/pinctrl-single.txt for further details. diff --git a/drivers/pinctrl/pinctrl-single.c b/drivers/pinctrl/pinctrl-single.c index 598d600..784de13 100644 --- a/drivers/pinctrl/pinctrl-single.c +++ b/drivers/pinctrl/pinctrl-single.c @@ -1987,6 +1987,12 @@ static const struct pcs_soc_data pinctrl_single_dra7 = { .irq_status_mask = (1 << 25), /* WAKEUPEVENT */ }; +static const struct pcs_soc_data pinctrl_single_am437x = { + .flags = PCS_QUIRK_SHARED_IRQ, + .irq_enable_mask = (1 << 29), /* OMAP_WAKEUP_EN */ + .irq_status_mask = (1 << 30), /* OMAP_WAKEUP_EVENT */ +}; + static const struct pcs_soc_data pinctrl_single = { }; @@ -1999,6 +2005,7 @@ static struct of_device_id pcs_of_match[] = { { .compatible = "ti,omap4-padconf", .data = &pinctrl_single_omap_wkup }, { .compatible = "ti,omap5-padconf", .data = &pinctrl_single_omap_wkup }, { .compatible = "ti,dra7-padconf", .data = &pinctrl_single_dra7 }, + { .compatible = "ti,am437-padconf", .data = &pinctrl_single_am437x }, { .compatible = "pinctrl-single", .data = &pinctrl_single }, { .compatible = "pinconf-single", .data = &pinconf_single }, { },