From patchwork Tue Jul 29 14:05:41 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 34479 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pa0-f72.google.com (mail-pa0-f72.google.com [209.85.220.72]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id 0A76D202E4 for ; Tue, 29 Jul 2014 14:07:49 +0000 (UTC) Received: by mail-pa0-f72.google.com with SMTP id eu11sf61919106pac.11 for ; Tue, 29 Jul 2014 07:07:49 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=Di0o7MnwHmkiHYLcHmfM6iXyi/SeJCbM/8bt+71LZvU=; b=K1sdB3V8AebNqOKKQDTPdZqicp5cgHuXLNI2fUUMg8hrMjCsZtazLH6Zx0biOVk5J1 rFVMfQmIO2R6w0zlyB+QXfu/qxPc5fyYP+2vEBeiguNljtNM9yswjymEyGhqsJfZCJ+O DSl9+kNc+4Q1K1Y0HYMOLQDzxk+mJNoPtKE3JPjsx9VlhuFDh9/VlU5t1xTB42bC260x L8fc1g3gFCPZTCVV62hX3AqtFDui8wdTjklsnI6ZLRescYeXPWtrOZh8BuP5gtOATJlm ahrz4zrb/pcvSNtAmdnSiXIB7h17GeiJKmxulMGYIRlyUax8sMX7LxtLUwvG2EaCTvN1 2B1w== X-Gm-Message-State: ALoCoQkqmxgvaLk/zdcKBS9SxZfmdukbTqwGW/aDfPp8SeJPjBaLLAnfSOxC/nkt0h5/WD1UW9uz X-Received: by 10.66.141.48 with SMTP id rl16mr800279pab.1.1406642869352; Tue, 29 Jul 2014 07:07:49 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.49.1 with SMTP id p1ls117492qga.97.gmail; Tue, 29 Jul 2014 07:07:49 -0700 (PDT) X-Received: by 10.52.149.209 with SMTP id uc17mr1586257vdb.65.1406642869200; Tue, 29 Jul 2014 07:07:49 -0700 (PDT) Received: from mail-vc0-f182.google.com (mail-vc0-f182.google.com [209.85.220.182]) by mx.google.com with ESMTPS id sc8si14655868veb.26.2014.07.29.07.07.49 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Tue, 29 Jul 2014 07:07:49 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.182 as permitted sender) client-ip=209.85.220.182; Received: by mail-vc0-f182.google.com with SMTP id hy4so13896433vcb.27 for ; Tue, 29 Jul 2014 07:07:49 -0700 (PDT) X-Received: by 10.52.129.165 with SMTP id nx5mr1603812vdb.25.1406642869115; Tue, 29 Jul 2014 07:07:49 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp246869vcb; Tue, 29 Jul 2014 07:07:48 -0700 (PDT) X-Received: by 10.66.230.163 with SMTP id sz3mr2378138pac.136.1406642868608; Tue, 29 Jul 2014 07:07:48 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id fd2si21204643pbd.177.2014.07.29.07.07.47 for ; Tue, 29 Jul 2014 07:07:48 -0700 (PDT) Received-SPF: none (google.com: linux-kernel-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1753939AbaG2OHq (ORCPT + 26 others); Tue, 29 Jul 2014 10:07:46 -0400 Received: from mail-ie0-f172.google.com ([209.85.223.172]:41000 "EHLO mail-ie0-f172.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1753783AbaG2OGE (ORCPT ); Tue, 29 Jul 2014 10:06:04 -0400 Received: by mail-ie0-f172.google.com with SMTP id lx4so8705327iec.3 for ; Tue, 29 Jul 2014 07:06:04 -0700 (PDT) X-Received: by 10.42.89.204 with SMTP id h12mr5816212icm.37.1406642764042; Tue, 29 Jul 2014 07:06:04 -0700 (PDT) Received: from localhost.localdomain (host109-148-232-149.range109-148.btcentralplus.com. [109.148.232.149]) by mx.google.com with ESMTPSA id vl4sm37473793igb.3.2014.07.29.07.06.01 for (version=TLSv1.2 cipher=ECDHE-RSA-AES128-SHA bits=128/128); Tue, 29 Jul 2014 07:06:03 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, tglx@linutronix.de, jason@lakedaemon.net, devicetree@vger.kernel.org Subject: [PATCH 3/6] irqchip: irq-st: Add documentation for STi based syscfg IRQs Date: Tue, 29 Jul 2014 15:05:41 +0100 Message-Id: <1406642744-22589-4-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.9.1 In-Reply-To: <1406642744-22589-1-git-send-email-lee.jones@linaro.org> References: <1406642744-22589-1-git-send-email-lee.jones@linaro.org> Sender: linux-kernel-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: linux-kernel@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.182 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Signed-off-by: Lee Jones --- .../interrupt-controller/st,sti-irq-syscfg.txt | 35 ++++++++++++++++++++++ 1 file changed, 35 insertions(+) create mode 100644 Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt diff --git a/Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt b/Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt new file mode 100644 index 0000000..ced6014 --- /dev/null +++ b/Documentation/devicetree/bindings/interrupt-controller/st,sti-irq-syscfg.txt @@ -0,0 +1,35 @@ +STMicroelectronics STi System Configuration Controlled IRQs +----------------------------------------------------------- + +On STi based systems; External, CTI (Core Sight), PMU (Performance Management), +and PL310 L2 Cache IRQs are controlled using System Configuration registers. +This driver is used to unmask them prior to use. + +Required properties: +- compatible : Should be set to one of: + "st,stih415-irq-syscfg" + "st,stih416-irq-syscfg" + "st,stih407-irq-syscfg" + "st,stid127-irq-syscfg" +- st,syscfg : Phandle to Cortex-A9 IRQ system config registers +- st,irq-device : Array of IRQs to enable - should be 2 in length +- st,fiq-device : Array of FIQs to enable - should be 2 in length + +Optional properties: +- st,invert-ext : External IRQs can be inverted at will. This property inverts + these IRQs using bitwise logic. A number of defines have been + provided for convenience: + ST_IRQ_SYSCFG_EXT_1_INV + ST_IRQ_SYSCFG_EXT_2_INV + ST_IRQ_SYSCFG_EXT_3_INV +Example: + +irq-syscfg { + compatible = "st,stih416-irq-syscfg"; + st,syscfg = <&syscfg_cpu>; + st,irq-device = , + ; + st,fiq-device = , + ; + st,invert-ext = <(ST_IRQ_SYSCFG_EXT_1_INV | ST_IRQ_SYSCFG_EXT_3_INV)>; +};