From patchwork Mon Jul 14 14:33:24 2014 Content-Type: text/plain; charset="utf-8" MIME-Version: 1.0 Content-Transfer-Encoding: 7bit X-Patchwork-Submitter: Lee Jones X-Patchwork-Id: 33594 Return-Path: X-Original-To: linaro@patches.linaro.org Delivered-To: linaro@patches.linaro.org Received: from mail-pd0-f199.google.com (mail-pd0-f199.google.com [209.85.192.199]) by ip-10-151-82-157.ec2.internal (Postfix) with ESMTPS id B7D1320CAD for ; Mon, 14 Jul 2014 14:34:00 +0000 (UTC) Received: by mail-pd0-f199.google.com with SMTP id r10sf28144676pdi.10 for ; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=1e100.net; s=20130820; h=x-gm-message-state:mime-version:delivered-to:from:to:cc:subject :date:message-id:in-reply-to:references:sender:precedence:list-id :x-original-sender:x-original-authentication-results:mailing-list :list-post:list-help:list-archive:list-unsubscribe; bh=gueFO2PPN6l05zgtNWCwvJ44jDFcN8ZlzSCW2+8YXzk=; b=l9h2KXGWra6BBfHASyEhBIsako1iqPnbx8hYUO9BjWQpXm60LvhPXDP/Z2OXyc8rqj j5HLxCguHrj17kJ0Vgg6XyRpfCt5JyyuicnMzt3CmwG54nljS4MHIKblRYYDeYVXbq3m 8t7MhsmsyZKH7QPwNyQPvzlMRj/mDhAMp+msLQNsS2+H/Zx0fQ+z5TxvqvsJYBfFJT1c ep3iJeFjxNrVKmgWGDPENtC6/NEoY0LkHWGl2qir721thoTvrv/qJC0nAVbDkDBklVDE x0N3bVeAFu6WJtMdx10HPZsjj9VkmbkDgINWZMi0fh0Nk2LNWEkEWUlJyYr3qq86vxui BBMA== X-Gm-Message-State: ALoCoQks7sJ9PJKyTlYG+0+otsUbPyPAI0P0T71wldtKsAzAhTnws4/GdAP6u67T7Fmj6IYHpRgM X-Received: by 10.68.195.9 with SMTP id ia9mr7973798pbc.7.1405348439721; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) MIME-Version: 1.0 X-BeenThere: patchwork-forward@linaro.org Received: by 10.140.80.36 with SMTP id b33ls88260qgd.68.gmail; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) X-Received: by 10.58.69.76 with SMTP id c12mr650600veu.35.1405348439609; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) Received: from mail-vc0-f176.google.com (mail-vc0-f176.google.com [209.85.220.176]) by mx.google.com with ESMTPS id wt9si5419513vdc.20.2014.07.14.07.33.59 for (version=TLSv1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 07:33:59 -0700 (PDT) Received-SPF: pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) client-ip=209.85.220.176; Received: by mail-vc0-f176.google.com with SMTP id ik5so7244746vcb.7 for ; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) X-Received: by 10.58.65.40 with SMTP id u8mr629083ves.53.1405348439513; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) X-Forwarded-To: patchwork-forward@linaro.org X-Forwarded-For: patch@linaro.org patchwork-forward@linaro.org Delivered-To: patch@linaro.org Received: by 10.221.37.5 with SMTP id tc5csp139520vcb; Mon, 14 Jul 2014 07:33:59 -0700 (PDT) X-Received: by 10.68.103.98 with SMTP id fv2mr16886019pbb.18.1405348438600; Mon, 14 Jul 2014 07:33:58 -0700 (PDT) Received: from vger.kernel.org (vger.kernel.org. [209.132.180.67]) by mx.google.com with ESMTP id gd9si6686631pac.155.2014.07.14.07.33.58; Mon, 14 Jul 2014 07:33:58 -0700 (PDT) Received-SPF: none (google.com: devicetree-owner@vger.kernel.org does not designate permitted sender hosts) client-ip=209.132.180.67; Received: (majordomo@vger.kernel.org) by vger.kernel.org via listexpand id S1755784AbaGNOd5 (ORCPT + 8 others); Mon, 14 Jul 2014 10:33:57 -0400 Received: from mail-ig0-f171.google.com ([209.85.213.171]:62109 "EHLO mail-ig0-f171.google.com" rhost-flags-OK-OK-OK-OK) by vger.kernel.org with ESMTP id S1755703AbaGNOdv (ORCPT ); Mon, 14 Jul 2014 10:33:51 -0400 Received: by mail-ig0-f171.google.com with SMTP id l13so1782949iga.16 for ; Mon, 14 Jul 2014 07:33:50 -0700 (PDT) X-Received: by 10.50.77.48 with SMTP id p16mr25724195igw.41.1405348430213; Mon, 14 Jul 2014 07:33:50 -0700 (PDT) Received: from localhost.localdomain (host109-148-237-85.range109-148.btcentralplus.com. [109.148.237.85]) by mx.google.com with ESMTPSA id q11sm25317390igr.7.2014.07.14.07.33.47 for (version=TLSv1.1 cipher=ECDHE-RSA-RC4-SHA bits=128/128); Mon, 14 Jul 2014 07:33:49 -0700 (PDT) From: Lee Jones To: linux-arm-kernel@lists.infradead.org, linux-kernel@vger.kernel.org Cc: lee.jones@linaro.org, kernel@stlinux.com, thierry.reding@gmail.com, linux-pwm@vger.kernel.org, devicetree@vger.kernel.org, ajitpal.singh@st.com Subject: [PATCH v2 03/11] ARM: stih416: Add DT nodes for PWM Date: Mon, 14 Jul 2014 15:33:24 +0100 Message-Id: <1405348412-7352-4-git-send-email-lee.jones@linaro.org> X-Mailer: git-send-email 1.8.3.2 In-Reply-To: <1405348412-7352-1-git-send-email-lee.jones@linaro.org> References: <1405348412-7352-1-git-send-email-lee.jones@linaro.org> Sender: devicetree-owner@vger.kernel.org Precedence: list List-ID: X-Mailing-List: devicetree@vger.kernel.org X-Removed-Original-Auth: Dkim didn't pass. X-Original-Sender: lee.jones@linaro.org X-Original-Authentication-Results: mx.google.com; spf=pass (google.com: domain of patch+caf_=patchwork-forward=linaro.org@linaro.org designates 209.85.220.176 as permitted sender) smtp.mail=patch+caf_=patchwork-forward=linaro.org@linaro.org Mailing-list: list patchwork-forward@linaro.org; contact patchwork-forward+owners@linaro.org X-Google-Group-Id: 836684582541 List-Post: , List-Help: , List-Archive: List-Unsubscribe: , Supply top level nodes for the STiH416 based development boards. The Pinctrl configuration has already been applied, so the only missing piece of the DT puzzle is for a board's DTB to enable the nodes. Signed-off-by: Ajit Pal Singh Signed-off-by: Lee Jones --- arch/arm/boot/dts/stih416.dtsi | 44 +++++++++++++++++++++++++++++++++++++++++- 1 file changed, 43 insertions(+), 1 deletion(-) diff --git a/arch/arm/boot/dts/stih416.dtsi b/arch/arm/boot/dts/stih416.dtsi index 84758d7..c28ef85 100644 --- a/arch/arm/boot/dts/stih416.dtsi +++ b/arch/arm/boot/dts/stih416.dtsi @@ -102,7 +102,7 @@ interrupts = <0 210 0>; pinctrl-names = "default"; pinctrl-0 = <&pinctrl_sbc_serial1>; - clocks = <&clk_sysin>; + clocks = <&clk_sysin>; }; i2c@fed40000 { @@ -236,5 +236,47 @@ resets = <&powerdown STIH416_KEYSCAN_POWERDOWN>, <&softreset STIH416_KEYSCAN_SOFTRESET>; }; + + /* SAS PWM Module */ + pwm0: pwm@fed10000 { + compatible = "st,sti-pwm"; + status = "disabled"; + #pwm-cells = <2>; + reg = <0xfed10000 0x68>; + + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm0_chan0_default + &pinctrl_pwm0_chan1_default + &pinctrl_pwm0_chan2_default + &pinctrl_pwm0_chan3_default>; + + clock-names = "pwm"; + clocks = <&clk_sysin>; + st,pwm-num-chan = <4>; + }; + + /* SBC PWM Module */ + pwm1: pwm@fe510000 { + compatible = "st,sti-pwm"; + status = "disabled"; + #pwm-cells = <2>; + reg = <0xfe510000 0x68>; + + pinctrl-names = "default"; + pinctrl-0 = <&pinctrl_pwm1_chan0_default + /* + * Shared with SBC_OBS_NOTRST. Don't + * enable unless you really know what + * you're doing. + * + * &pinctrl_pwm1_chan1_default + */ + &pinctrl_pwm1_chan2_default + &pinctrl_pwm1_chan3_default>; + + clock-names = "pwm"; + clocks = <&clk_sysin>; + st,pwm-num-chan = <3>; + }; }; };